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Abstract
Advancements in IC processing technology has led to the innovation and
growth happening in the consumer electronics sector and the evolution of
the IT infrastructure supporting this exponential growth. One of the most
difficult obstacles to this growth is the removal of large amount of heat
generated by the processing and communicating nodes on the system. The
scaling down of technology and the increase in power density is posing a
direct and consequential effect on the rise in temperature. This has resulted
in the increase in cooling budgets, and affects both the life-time reliability
and performance of the system. Hence, reducing on-chip temperatures has
become a major design concern for modern microprocessors.
This dissertation addresses the thermal challenges at different levels for
both 2D planer and 3D stacked systems. It proposes a self-timed thermal
monitoring strategy based on the liberal use of on-chip thermal sensors. This
makes use of noise variation tolerant and leakage current based thermal sens-
ing for monitoring purposes. In order to study thermal management issues
from early design stages, accurate thermal modeling and analysis at design
time is essential. In this regard, spatial temperature profile of the global
Cu nanowire for on-chip interconnects has been analyzed. It presents a 3D
thermal model of a multicore system in order to investigate the effects of
hotspots and the placement of silicon die layers, on the thermal performance
of a modern flip-chip package. For a 3D stacked system, the primary design
goal is to maximise the performance within the given power and thermal
envelopes. Hence, a thermally efficient routing strategy for 3D NoC-Bus
hybrid architectures has been proposed to mitigate on-chip temperatures
by herding most of the switching activity to the die which is closer to heat
sink. Finally, an exploration of various thermal-aware placement approaches
for both the 2D and 3D stacked systems has been presented. Various ther-
mal models have been developed and thermal control metrics have been
extracted. An efficient thermal-aware application mapping algorithm for a
2D NoC has been presented. It has been shown that the proposed mapping
algorithm reduces the effective area reeling under high temperatures when
compared to the state of the art.
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Tiivistelmä
Integroitujen piirien valmistusteknologian edistys on johtanut kulutuselek-
troniikan innovaatioihin ja alan kasvuun sekä tätä eksponentiaalista kasvua
tukevan IT-infrastruktuurin kehittymiseen. Yksi vaikeimmista kasvua hait-
taavista tekijöistä on elektroniikkajärjestelmän suorittaman laskennan ja
kommunikaation tuottama lämpö ja sen poisto järjestelmästä. Piirite-
knologian kehitys kohti pienempiä viivanleveyksiä ja tehotiheyden kasvu
aiheuttavat lämpötilan nousua järjestelmissä. Tämä johtaa haastaviin
jäähdytysteknisiin ratkaisuihin ja vaikuttaa sekä järjestelmän luotettavu-
uteen että suorituskykyyn. Lämpötilan alentamisesta on täten tullut tärkeä
tekijä nykyaikaisten mikroprosessorisirujen suunnittelussa.
Tässä väitöskirjassa tarkastellaan planaaristen 2D-järjestelmien ja pinot-
tujen 3D-järjestelmien lämmöntuoton haasteita eri tasoilla. Työssä es-
itetään itseajoittuva lämpötilan monitorointistrategia perustuen sirun-
sisäisten lämpötila-anturien vapaaseen käyttöön. Tämä strategia soveltaa
kohinasietoista ja vuotovirtaperusteista lämpötilan ilmaisutekniikkaa mon-
itorointitarkoituksiin. Tarkka terminen mallinnus ja suunnittelunaikainen
analyysi ovat keskeisessä asemassa, kun pyritään tutkimaan lämmöntuoton
hallintaan liittyviä kysymyksiä järjestelmän suunnitteluprosessin varhai-
sissa vaiheissa. Tähän liittyen työssä analysoidaan kuparipohjaisten sirun-
sisäisten johtimien lämpötilaprofiilia. Profiili esittää moniydinproses-
sorin kolmiuloitteisen lämpömallin, jonka avulla voidaan tutkia ns. ku-
umien pisteiden ja piisirukerrosten sijoittelun vaikutusta modernin ”flip-
chip”-tyyppisen monisirukotelon termiseen suorituskykyyn. Pinottuja 3D-
piirejä suunniteltaessa ensisijainen tavoite on maksimoida suorituskyky
siten, että tehonkulutus ja lämpötila pysyvät annettujen rajojen sisällä.
Tätä silmälläpitäen väitöstyössä esitetään lämpötilaherkkä reititysalgo-
ritmi verkkopiiri- ja väylärakenteet yhdistävälle 3D-hybridiarkkitehtuurille.
Perusajatuksena on ohjata suurin osa tiedonsiirtoon liittyvästä piiriak-
tiviteetista sirulle, joka on lähimpänä jäähdytyselementtiä. Lopuksi
väitöskirjassa tarkastellaan erilaisia lämpötilatietoisia sijoittelumenetelmiä
2D- ja 3D-järjestelmille. Tähän liittyen kehitetään useita lämpömalleja
ja johdetaan lämpötilakontrollin mittareita. 2D-verkkopiirirakenteelle es-
itetään tehokas lämpötilatietoinen sovellusten hajautusalgoritmi. Työssä
iii
osoitetaan, että verrattuna aikaisemmin esitettyihin ratkaisuihin tämä algo-
ritmi pienentää korkeassa lämpötilassa olevan pinta-alan osuutta verkkopi-
irisirulla.
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Chapter 1
Introduction
In Greek mythology the Titan Prometheus is credited with stealing the
heavenly fire from the gods and giving it to the humans thus enabling the
process of progress and civilization for the entire humanity. This gener-
ous act brought the wrath of Zeus, king of the Olympian gods, who then
sentenced Prometheus to eternal torment for his transgression before being
freed by the hero Hercules. Great stories like these which are common to
all of humanity follow the journey of a hero and usually culminate with the
accomplishment of greater good for the entire mankind. For several mil-
lennia, humans made fire to generate heat and light which enabled them
to cook food, stay warm and to keep nocturnal predators at bay. Despite
sophisticated advances throughout human history in controlling and man-
aging fire and heat, several challenges still remain. Especially, in the design
of high performance electronic systems, the problem of heat is predominant
and steps need to be taken in controlling and managing that heat. This
thesis is a very small step in that direction.
Microprocessor chips are the building blocks of todays information world.
Their performance has grown by over 1000-fold during the past 20 years
which has been driven by both speed and energy scaling, as well as the
advances in the microarchitecture design [11]. As was stated by Moore’s
law [12], the transistor density gains that were obtained by continuous scal-
ing aided in the increased usage of microprocessor chips, from battery pow-
ered devices to data centers. At the same time, software applications are
becoming more complex with every iteration and have a large impact on
power and thermal maps of the system. Most of the energy consumed by
the microprocessor is dissipated as heat, which could result in numerous
undesirable effects, like performance degradation, reliability deterioration,
high-energy costs, and physical damage leading to system failures. Hence,
managing temperature at the chip, server and data center level has become
one of the big concerns for the technology industry.
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Figure 1.1: Power consumption of a die as a function of temperature. It is
a 15-mm Intel fabricated die in a 0.1µm technology and a supply voltage of
0.7V [1]
1.1 Background and Motivation
As the technology scales down and power density increases, a lot of factors
such as power dissipation, leakage, data activity, negative bias tempera-
ture instability (NBTI), hot carrier injection (HCI), and electro-migration
contribute to higher temperatures, larger temperature cycles and increased
thermal gradients all of which impact multiple failure mechanisms [7]. New
improvements in process technology like the usage of low-k dielectrics and
deep-trench isolation are also unfavorable for heat conduction [13]. The
increase in temperature leads to increase in leakage power which in turn
exacerbates an already serious thermal problem, thereby causing thermal
runaway [14]. Fig. 1.1 depicts the significant increase in leakage power as
a function of substrate temperature for a 15-mm die fabricated by Intel, at
0.1µm technology and a supply voltage of 0.7V [1].
This exponential dependance on temperature results in thermal runaway,
which is sort of a vicious circle as shown in Fig. 1.2. This leads to significant
drop in the performance of the system. Fallah et al. state that the leakage of
transistors consume more than 40% of the total power consumption in 90nm
process technology [15]. For still smaller nodes of technology the leakage
power dominates the dynamic power consumption as shown in Fig. 1.3.
Also, the increase in temperature, increases interconnect delay due to the
linear increase in electrical resistivity. These delay variations pose significant
reliability problems with already dense interconnect structures. Joule self-
heating, which is defined as the amount of heat generated when a maximum
current of jmax passes through an interconnect wire, and delay variations
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Figure 1.2: The vicious circle of power, temperature and leakage cycle
combined with the introduction of low-k dielectrics with low thermal con-
ductivity increases the need for accurate thermal analysis and estimation of
interconnect temperature. At the same time, it is not enough to just address
thermal hot spots that might arise on the chip, as temperature gradients in
both time and space determine the reliability of the system at moderate
temperatures [16]. Instantaneous high temperature rises in the devices can
cause catastrophic failure, as well as long-term degradation in the chip and
package materials, both of which may eventually lead to system failure [17].
The ITRS report [7] projects that the power density for 14nm technology
node will be greater than 100W/cm2 and the junction-to-ambient thermal
resistance will be less than 0.2◦C. It is very important to keep the thermal
resistance at bay as this may increase the package cost and thereby the
overall cost of the product. Observation of the thermal contours of certain
industrial chip shows that the temperature at the hotspots can really exceed
100◦C [18]. Recent statistical analysis on component failures show that more
than 50% of all integrated circuit failures are related to high temperatures.
It means, that the aging process of the components increases with sustained
high temperatures, thus leading to their failures [1].
If the heat cannot be transferred to the ambient at a rate equal to or
greater than its generation, then junction temperatures will rise on the sil-
icon die. As the junction temperatures increases, there will be a reduction
in the mean time to failure (MTTF) [1]. Ambient temperatures vary a lot.
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Figure 1.3: Increase in leakage power with technology scaling (IBS Electron-
ics [2])
During the year 2013 in Turku, Finland, the temperature varied from -26◦C
to +30◦C [19]. Also, depending on the industry segment under consider-
ation, the ambient temperatures can be very harsh. For example in the
automotive industry the temperature near the wheel ABS system can be
greater than 150◦C and the temperature near the exhaust system can be
greater than 400◦C. Similarly the temperature varies from engine oil, alter-
nator to the interior of a car [20]. Hence it is important to consider detailed
package models while performing thermal simulations.
The prevailing temperature crisis is a multi-scale problem. It can be
seen at the chip/component level, server/board level, rack level and at the
room level [21]. The temperature problem is worsened when the level of
abstraction is scaled up from processor core to server, and from there to
a data center, requiring equally expensive cooling solutions and increase in
greenhouse carbon emissions.
The conventional strategy to increase performance of a microprocessor
by increasing the frequency and taking advantage of innovations in process
technology has hit the power wall [22]. To overcome the power wall, the
semiconductor industry has started using multiple cores and parallelize exe-
cution to achieve the performance targets. With the increase in the number
of cores on the chip we have now hit the thermal wall [21]. The total chip
power is exceeding the thermal design power which is essentially the power
that is dissipated by the chip through the package and to the ambient. This
forces the designers and manufacturers of systems to only power part of the
system resources at any point of time. It essentially means that most of the
system is reeling under dark silicon. Dark silicon is a big problem for mobile
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platforms, as there is very less scope to use complex and expensive cooling
solutions in the light of the imposed functional and regulatory requirements
by governmental agencies.
Futuristic virtualization platform
With the advent of cloud computing the systems of the future will become
very complex with possibly thousands of cores running in parallel on a single
silicon die. All of those cores could be tightly packed to form a data center
on a chip which works on Cloud on a Chip (CoC) [23] paradigm. Virtual-
ization platforms like the one shown in Fig. 1.4 can be an ideal solution for
cloud computing. The hardware abstraction layer (HAL) is a small piece
of software which interacts with the naked hardware and runs on top of it.
Intel calls this hardware abstraction layer as Hypervisor, Microsoft calls it
as Hyper-V and other vendors call it as Virtual Machine Monitor (VMM).
There will be multiple operating systems running on the hardware simulta-
neously. Multiple users will be logged into those operating systems running
multiple applications. The hardware abstraction layer provides access to the
hardware resources and make them visible to the guest operating systems.
The guest operating systems may not need to know the existence of other
operating systems running in parallel. This increases the system robust-
ness and stability. The time to deploy and debug new operating systems
and applications without jeopardizing existing ones is a feature inherent to
this technology. Such futuristic virtualization platforms would suffer from
immense thermal challenges and needs dynamic thermal management tech-
niques to be deployed.
1.2 Temperature Issues with 3D Stacked Systems
The processes required for stacking active device layers while preserving the
intrinsic electrical characteristics of on-chip devices has been demonstrated
by the industry [24]. On the other hand, several 3D chip design strate-
gies that exploits the vertical dimension thereby facilitating heterogeneous
integration technologies has also been demonstrated by the academia [25].
Therefore, three-dimensional (3D) integrated circuits have been proposed
which would overcome the problems associated with the interconnects and
the limits that are being posed by the traditional CMOS scaling [26]. At
the same time, there exists several challenges in designing 3D integrated
circuits. Some of them include the problem of placement, floorplanning and
insertion of thermal-vias. Several techniques have been proposed to solve
these issues [27] [28].
Thermal problems are also exacerbated with the transition from 2D chip
systems to 3D stacked system [29]. 3D integrated circuits take advantage of
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Figure 1.4: Futuristic virtualization platform.
dimensional scaling approach and are seen as a natural progression towards
future large and complex systems. They increase device density, bandwidth
and speed. On the other hand, due to increased integration, the amount of
heat per unit footprint increases, resulting in higher on-chip temperatures
and thereby degrading the performance and reliability of the system. In this
case, heat sinks need to be very efficient in transferring the internally gener-
ated heat to the ambient. Most modern flip-chip devices [30] are designed to
operate reliably with a junction temperature falling under a certain range.
To ensure that the package can perform thermally well under this range a
thermal model is simulated and tested. This thermal model can then be
used to gauge the reliability of the package. This shortens the package de-
velopment time and also provides an important analytical tool to evaluate
its performance under different operating conditions.
1.3 Thermal Control Optimization Strategies
As the increase in temperature is directly related to power consumption of
the chip, most of the power reduction techniques can be touted as modes to
reduce temperature as well. But, in reality temperature reduction is a more
complex problem. It is because, power is mainly an instantaneous effect,
whereas increase in temperature is a long term process which is spread in
both space and time. Temperature also depends on the physical properties of
the chip layout and are not captured very well by just doing power reduction
analysis (for example, metallization and thermal propagation) [31].
An excellent way to address temperature issues during design time is to
ensure that circuit blocks are placed in such a way that they even out the
6
thermal profile: in other words, using temperature-aware placement. Sim-
plistically speaking, if we spread high-power cells across the chip evenly, the
temperature profile will be flat and we can avoid hot-spot related thermal
issues. In reality though, thermal placement is a more complex problem,
and a uniform distribution of power sources does not lead to uniform tem-
perature [31].
It has been shown that for large multi-core 3D systems minimizing power
is only part of the thermal optimization goal without sacrificing performance.
The use of active liquid cooling is needed in future 3D servers and other
temperature reduction techniques need to be explored for efficient thermal
management [32]. It is clear that the cooling technology that gives the best
results without sacrificing performance are always active (external cooling)
options, but they cost power which can be quite high if they are not combined
with other thermal optimizations [33] [32].
It should be noted that it is not completely possible to make a full
categorization of thermal-control benefits for different thermal optimization
techniques as they are dependent on various factors like how accurately the
workloads are known, how tight the timing deadlines are, how close the
utilization of the system is with respect to the maximum load, etc. As
a general rule of thumb, the most effective thermal control optimization
strategies which do not degrade performance are [33]:
1. At design time, we must correctly choose the architectural components
and place them on the layout based on the expected application loads
(memory access, computing power, etc.).
2. At run time, the longer we apply the operating system level correc-
tions, the better results we get, but this implies that one has to have
full knowledge of the possible workloads and arrival times of applica-
tion jobs, which is a restrictive precondition.
Different thermal control mechanisms like dynamic voltage and frequency
scaling (DVFS) [34], scaling threshold voltage (or body bias voltage), chang-
ing the workload, throttling traffic and routes [35] can be employed to great
effect to improve the thermal performance and reliability of the overall sys-
tem. There are several hardware mechanisms like hardware counters for
cores and memories, integrated thermal sensors among others, which can be
used to get an idea of temperature of the system under different workload
conditions and which form the basis for broader thermal management of the
system.
A more detailed and broad classification of the state-of-the-art tempera-
ture control strategies and their principles are described in chapter 2. There,
we classify the strategies into off-chip and on-chip ones. Later we delve deep
into the on-chip temperature control techniques which we further classify
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into static (design time) thermal management and dynamic/runtime (adap-
tive) thermal management techniques. We present the context and perspec-
tive for the thesis and show where exactly our contributions fit in that larger
context.
1.4 Thesis Objectives
Motivated by the aforementioned observations, this thesis targets: (1) Un-
derstanding and identifying the problem of increased temperature contributed
by different components of the system by performing extensive thermal mod-
eling and analysis based simulations; (2) developing novel thermal sensing
and thermal management techniques. More precisely, the objectives of this
thesis include:
1. To build a novel self-timed thermal sensing architecture which converts
analog temperature information into digital form. The objective is also
to make the sensing architecture more resilient towards various types
of noise variations that may occur in the system and also prove that
the system is robust enough under different operating temperatures.
2. To understand and identify the problem of temperature that is con-
tributed by various system components such as interconnects, analyse
the effect of packaging on the thermal performance of the system, and
to tackle the thermal problems in the emerging 3D stacked systems.
3. To develop a thermally efficient interlayer communication algorithm
for 3D stacked NoC architectures. The objective is to hybridize a pro-
posed congestion-aware routing algorithm with other available algo-
rithms and mitigate the thermal issues by herding most of the switch-
ing activity closer to the heatsink where most of the thermal conduc-
tion happens.
4. To develop an efficient thermal-aware application mapping algorithm
for 2D planer NoC platforms. The objective of this multi-application
mapping algorithm is to best place the blocks which are hotspot prone
within a region dedicated for a particular application on the 2D NoC
by using a set of extracted metrics obtained from extensive thermal
modeling and analysis based simulations. How the presented place-
ment algorithm can keep a balance between temperature on the chip
and its performance while running applications is a major considera-
tion.
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1.5 Thesis Contributions
To reach the objectives that were set for this thesis, we have built several
thermal models and carried out extensive simulations for 2D NoC and 3D
stacked NoC architectures. We started our investigations by developing a
novel thermal sensing circuit which can be used in a thermal sensing and
monitoring infrastructure. Our later work on thermal modeling and analysis
of interconnects and 3D stacked systems laid the ground work for a ther-
mally efficient inter-layer communication scheme for 3D NoC systems and
an efficient thermal-aware mapping algorithm for a 2D NoC system. The
proposed thermal management scheme which relies on herding most of the
switching activity to the die closer to the heat sink in a 3D stacked system
can be combined with our novel thermal-aware mapping technique for ad-
ditional thermal safety. This section summarises the main contributions of
this thesis work. They are:
1. One of the most cost-effective and accurate temperature measurement
technique is the use of thermal sensors in the system. We proposed
a self-timed thermal monitoring strategy which is based on the use
of thermal sensors. Since leakage currents are sensitive to tempera-
ture and increase with scaling, we propose the use of a leakage current
based thermal sensing for monitoring purposes. We have implemented
a novel thermal sensing circuit, which converts analog temperature
information into digital form. We have also proposed a novel ther-
mal sensing and monitoring interconnection network structure based
on self-timed signaling, comprising of an encoder/transmitter and de-
coder/receiver. We have performed power supply noise, additive noise
on sensor input signal and dynamic power supply voltage variation
analysis on the thermal sensing circuit and show that it is robust
enough under different operating temperatures.
2. The complexity of addressing the issue of temperature is such that,
that one has to address it starting from earliest design stages of the
system. The early design choices like the number and complexity of
cores, types of materials and packaging used, dictate the temperature
patterns of the system. As a result system designers have begun to
study thermal management issues from the early design stages. In
order to do so, accurate thermal modeling and analysis at design time
is essential. We performed thermal analysis on interconnects and 3D
stacked systems by building various thermal models. More specifically,
(a) We analysed the spatial temperature profile of global Cu nanowire
for on-chip interconnects. The impact of the temperature rise
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along the interconnects has been analysed with two different sig-
nal transmission systems namely current-mode and voltage-mode
signaling.
(b) A 3D thermal model of a multicore system is developed to investi-
gate the effects of hotspot, and placement of silicon die layers, on
the thermal performance of a modern flip-chip package. In this
regard, both the steady-state and transient heat transfer analysis
has been performed on the 3D flip-chip package. Two different
thermal models were evaluated under different operating condi-
tions. Through experimental simulations, we have found a model
which has better thermal performance. The optimal placement
solution is also provided based on the maximum temperature at-
tained by the individual silicon dies. We have also provided the
improvement that is required in the heat sink thermal resistance
of a 3D system when compared to the single-die system.
3. One of the primary design goal of any high-performance system is
the maximization of performance within the given power and thermal
envelopes. If the system is a 3D stacked system, the temperature
problem is all the more prominent due to the increased power density.
Hence there is an urgent need for thermal management in 3D stacked
systems. So, we proposed a thermally efficient routing strategy for 3D
NoC-Bus hybrid architectures, which helps in mitigating the on-chip
temperatures by herding most of the switching activity to the die which
is closer to the heat sink. Our simulations with a real world benchmark
show that there has been a decrease in the peak temperatures when
compared to a typical stacked mesh 3D NoC architecture.
4. An exploration of various thermal-aware placement approaches for
both the 2D and 3D stacked systems is presented. We have devel-
oped various thermal models which were used to investigate the effect
of thermal-aware placement in 2D chip and 3D stacked systems. A
set of metrics were developed which were used to propose an efficient
thermal-aware application mapping algorithm for a 2D NoC. Our ex-
tensive steady-state simulations show that the proposed thermal-aware
mapping algorithm reduces the effective area reeling under high tem-
peratures when compared to the Tree-Model-Based (TMB) mapping
and Worst case mapping.
1.6 Research Publications
The work presented in this thesis is based on and extended from the following
peer-refereed journal/articles and peer-refereed conference proceedings. The
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contributions of the author in the multi-authored publications has also been
elucidated.
1. Kameswar Rao Vaddina, Amir-Mohammad Rahmani, Mohammad Fat-
tah, Pasi Liljeberg, Juha Plosila, “Design space exploration of thermal-
aware many-core systems”, Journal of Systems Architecture, Volume
59, Issue 10, Part D, November 2013, Pages 1197-1213, ISSN 1383-
7621. http://dx.doi.org/10.1016/j.sysarc.2013.08.007. [36]
Author’s contributions: The author contributed with a well-structured
problem formulation, algorithm for thermally-efficient inter-layer com-
munication scheme is developed in cooperation with Amir-Mohammad
Rahmani, thermal-aware mapping algorithm has been developed in
cooperation with Mohammad Fattah, performed thermal simulations
and wrote most of the manuscript. System-level simulations for 2D
NoC and 3D NoC are performed by Mohammad Fattah and Amir-
Mohammad Rahmani respectively.
2. Kameswar Rao Vaddina, Pasi Liljeberg and Juha Plosila. “Explo-
ration of Temperature-Aware Placement Approaches in 2D and 3D
Stacked Systems.” International Journal of Adaptive, Resilient and
Autonomic Systems (IGI-Global IJARAS), Vol. 4, No. 3, pp 61-81,
2013. http://dx.doi.org/10.4018/jaras.2013070104. [37]
Author’s contributions: The author contributed with a well-structured
problem formulation, performed thermal simulations and wrote the
entire manuscript.
3. Rahmani, A-M., Khalid Latif, Kameswar Rao Vaddina, Pasi Liljeberg,
Juha Plosila, and Hannu Tenhunen. “Congestion aware, fault tolerant,
and thermally efficient inter-layer communication scheme for hybrid
NoC-bus 3D architectures.” In Networks on Chip (NoCS), 2011 Fifth
IEEE/ACM International Symposium on, pp. 65-72. IEEE, 2011. [38]
Author’s contributions: The author contributed with a well-structured
problem formulation, performed thermal simulations for the hybrid
NoC-bus 3D architectures and wrote the manuscript.
4. Kameswar Rao Vaddina, Amir-Mohammad Rahmani, Khalid Latif,
Pasi Liljeberg, Juha Plosila, “Thermal Analysis of Job Allocation and
Scheduling Schemes for 3D Stacked NoC’s.” In Digital System Design
(DSD), 2011 14th Euromicro Conference on, pp. 643-648. IEEE, Oulu,
2011. [39]
Author’s contributions: The author contributed with a well-structured
problem formulation, performed thermal simulations and wrote the
entire manuscript.
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5. Kameswar Rao Vaddina, Tamoghna Mitra, Pasi Liljeberg, and Juha
Plosila. “Thermal modelling of 3D multicore systems in a flip-chip
package.” In SOC Conference (SOCC), 2010 IEEE International, pp.
379-383. IEEE, 2010. [40]
Author’s contributions: The author contributed with a well-structured
problem description, built thermal models and performed thermal sim-
ulations with Tamoghna Mitra, and wrote the entire manuscript.
6. Kameswar Rao Vaddina, Ethiopia Nigussie, Pasi Liljeberg, and Juha
Plosila. “Self-timed thermal sensing and monitoring of multicore sys-
tems.” In Design and Diagnostics of Electronic Circuits & Systems,
2009. DDECS’09. 12th International Symposium on, pp. 246-251.
IEEE, 2009. [41]
Author’s contributions: The author contributed with a well-structured
problem formulation, performed simulations and wrote the entire
manuscript.
7. Kameswar Rao Vaddina, Pasi Liljeberg, and Juha Plosila. “Thermal
analysis of on-chip interconnects in multicore systems.” In NORCHIP,
2009, pp. 1-4. IEEE, 2009. [42]
Author’s contributions: The author contributed with a well-structured
problem formulation, performed thermal simulations and wrote the
entire manuscript.
1.7 Organization of Thesis
The rest of the thesis is organized into 7 chapters. In Chapter 2 we broadly
classify the state-of-the-art temperature control techniques and provide their
working principles and implementation details. Later, we introduce the con-
cepts of Networks-on-Chip (NoC), 3D NoC’s, and describe the problems of
temperature associated with those systems and delve into the reasons as
to why it is important to deal with those issues at all levels of system ab-
straction. This chapter puts the contributions of this thesis into context
and perspective. Chapter 3 introduces to the self-timed thermal sensing
and monitoring approach for multicore systems. It provides a novel ther-
mal sensing architecture and proposes a unique sensing interconnection net-
work. Various noise and supply voltage variation analysis has been detailed
in this chapter. The Chapter 4 is divided into two important sections, one
of which studies the thermal performance of on-chip interconnects in mul-
ticore systems and the other deals with thermal modeling and analysis of
3D stacked systems in a Flip-Chip package. Chapter 5 introduces hybrid
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NoC-bus 3D architecture and proposes a thermally efficient routing strat-
egy for 3D NoC’s which helps in mitigating on-chip temperatures by routing
most of the switching activity closer to the heat sink. Chapter 6 presents an
exploration of thermal-aware placement approaches for 2D and 3D systems.
It starts by arriving at various metrics which provide thermal guidance to
circuit designers. Using the developed metrics a thermal-aware application
mapping for a 2D NoC system has been developed and simulation results
presented. Finally, Chapter 7 concludes this thesis and presents possible
direction towards future research work on thermal-aware software program-
ming.
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Chapter 2
Thermal Management
Techniques for
Microprocessors
Temperature related challenges in modern microprocessor architectures has
emerged as one of the key design constraints during the past several years.
Higher on-chip temperatures are posing significant reliability concerns thereby
causing thermal wear-outs of chips. Thermal wear-outs are the result of sev-
eral aging mechanisms like electro-migration, hot-carrier injection, negative
bias temperature instability (NBTI) and dielectric breakdown. These aging
mechanisms are exponentially dependant on temperature. In the case of
FPGAs, one of the most important wear out mechanisms are the failure of
antifuses. Depending on the physics of the failure mechanism, additional
stresses, such as elevated current or voltage, accelerates these failures [43].
Temperature induced errors in on-chip interconnects are also becoming
a major cause for concern as the links become more susceptible to faults
with the scaling down of technology. Defective links show unacceptably
high resistance and therefore increase propagation delays [44]. As their
resistivity drops with increasing temperature, the operating frequency of
the chip degrades further. While most faults are temporary, about 20% of
all errors are caused by permanent or intermittent (lasting up to several
cycles) faults [44]. These faults occur because of manufacturing defects or
run-time variations, such a multi-cycle delay failures during extended high
temperature conditions or permanent faults caused by thermal runaway.
Given that supply voltage is not scaling commensurate to decrease in
feature sizes, and the impending approach to the limits of possible air
cooling, it is predicted that power densities will continue to rise even if
micro-architectural complexity stops increasing [7]. Li et al [45] have con-
cluded that for aggressive cooling solutions, reducing power density is at
15
least as important as reducing total power consumption. Whereas, for low-
cost cooling solutions, reducing total power is more important, as raising
power dissipation raises on-chip temperatures even if the power density re-
mains constant [45]. Also, ambient temperatures can vary a lot and hence
detailed package models are needed to understand the thermal behaviour of
the system under various workloads. For example, depending on the field
of application, electronic components are required to operate at different
ambient temperatures. Many computing based and factory applications are
required to operate at a maximum ambient temperature of 60◦C and un-
der natural convection and forced air-cooling [46]. Whereas, for automotive
sector, the specified maximum ambient temperature under which the elec-
tronic components are supposed to operate for passenger compartment and
for under the hood use is around 85◦C and 105◦C respectively [46]. Hence,
any inadequate thermal management and control would lead to a complete
system failure.
As discussed in the previous chapter, temperature is a more complex
problem and hence the system designers should try to solve it at different
levels of design flow, starting from the very early design stages. The early
design choices like the number and complexity of cores, types of materials
and packaging used, dictate the temperature profile of the system. Hence, in
order to arrive at efficient thermal management techniques, accurate ther-
mal modeling and analysis is warranted at design time. But, due to the
involvement of complex equations of heat transfer, for thermal simulations
and the heavy dependence of RC thermal time constant on environmental,
material and packaging parameters, making accurate thermal simulations at
design time is complex and time consuming process without the involvement
of proper simulation tool chains [47] [48].
Power Consumption Trends for Portable and Sta-
tionary Systems
The power consumption and power efficiency requirements for mobile/portable
systems is considerably different from the stationary systems which are al-
ways plugged into the power source. The power consumption trends for
both of those systems are presented below.
Consumer Portable Devices
The current and future power consumption trends for mobile and portable
platforms as given by the ITRS roadmap [3] is shown in Fig. 2.1. The figure
depicts the total power consumption which is decomposed into static and
dynamic power across both the logic and memory. The power consumption
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Figure 2.1: Future trends for static and dynamic power for both the logic
and memory [3]
trends far exceed the power efficiency requirements [3]. This, combined with
the global quest for greener and more energy efficient portable consumer
products will lead to a more power-centric designs for the future.
Stationary Devices
The current and future power consumption trends for devices which are
stationary and do not have any battery life issues, as given by the ITRS
roadmap [3] is shown in Fig. 2.2. The figure depicts the total power con-
sumption which is decomposed into switching and leakage power across both
the logic and memory. A look at the trends leads us to believe that the huge
increase in power consumption will result in increased chip packaging and
cooling costs. At the same time, due to variability and temperature effects,
the leakage power might be much greater than what is shown in the Fig. 2.2.
2.1 Power Management vs Thermal Management
A simple equation which is used to measure the operating temperature of a
chip and one which gives the relationship between chip power and temper-
ature can be represented by the following linear equation [1]:
Tchip = Ta +Rθ.
Ptot
A
(2.1)
where Tchip is the average silicon junction temperature, Ta is the ambi-
ent temperature, Rθ is the equivalent thermal resistance of the silicon (Si)
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Figure 2.2: Future trends for switching and leakage power for both the logic
and memory [3]
substrate, its package and heat sink (in cm2 ◦C/W ), Ptot is the total power
dissipation (Pdynamic+Pshort−circuit+Pstatic) of the circuit and A is the total
chip area in cm2.
The temperature of the metal interconnect can be represented by the
following self-heating equation [49]:
Tmetal = Tchip +∆Tself (2.2)
∆Tself = REI
2
rmsRθ,self (2.3)
where ∆Tself is the temperature rise of the metal interconnect due to
the flow of current (Irms), RE is the electrical resistance of the interconnect
wire, and Rθ,self is the thermal impedance of the interconnect line to the
substrate.
As the increase in temperature is directly related to the chip power dissi-
pation, reducing it would in fact reduce power density and thus help control
on-chip temperature issues. However, reducing power alone is not always an
effective strategy and may indeed conflict with thermal management [48].
That means, power density increases when underused system components
are turned off to reduce power and thereby concentrating more system activ-
ity in a smaller area. Conventional power saving techniques typically have
very less impact on processor performance, as they try to take advantage
of the under-utilization of the processor resources [50]. Whereas, thermal
management is mainly a concern when the processor is very heavily used
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and any power saving techniques could then hamper the performance of the
system [48].
Conventional power management techniques which are used for energy
efficiency, might have very limited impact on temperature, as they may
target system units which might not be hot at all. Also, power is mainly an
instantaneous effect, whereas increase in temperature is a long term process
which is spread across in both space (due to the material mass of the silicon
die) and time (microseconds or longer). Temperature also depends on the
physical properties of the chip materials and also its dimensions and layout,
which are not captured very well by just doing power reduction analysis. For
example phenomenon like metallization and thermal propagation cannot be
captured by using just the power analysis [31]. This means that power
management will only affect on-chip temperature if the power reduction
optimizations are applied for a sufficiently longer duration. For all the above
reasons, power management techniques which are traditionally been used for
energy efficiency concerns may not have sufficient impact on thermal related
issues. This is attributed to the fact that the energy efficiency policies may
be different for both the cases and may even sometimes potentially be in
conflict with each other [48].
2.2 Classification of Temperature Control Mecha-
nisms
In this chapter we summarize some of the important thermal management
techniques which help improve the reliability of complex microprocessor sys-
tems. We have first classified the temperature control mechanisms and then
delved deep into each one of those classifications. Kong et al. [48] have
also presented a similar survey of recent thermal-aware micro-architecture
techniques. When compared to their work, the way we classify temperature
control mechanisms is different. But, like them, we also restrict our classi-
fication to only temperature related ones, thereby excluding studies which
consider power (or energy).
The chip temperature control mechanisms are broadly classified into off-
chip and on-chip strategies. The off-chip temperature control mechanism
can be further classified as package/system level techniques and board level
techniques. Whereas, the on-chip temperature control mechanism can be
divided into static (or design time) and dynamic (or runtime) strategies as
shown in Fig. 2.3. These techniques are described below.
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Figure 2.3: Classification of temperature control mechanisms
2.2.1 Off-Chip Thermal Management Techniques
Some older motherboards which use a thermistor placed inside a CPU socket,
for thermal management have less accuracy in its thermal measurements.
The thermal feedback from the thermistor is used to control the speed of
the fan in order to keep the maximum temperature of the chip below a
certain predefined threshold temperature value. Another package based off-
chip thermal management involves the use of thermoelectric cooler which
uses Peltier effect to create a heat flux between the die junction and the
heatsink. Such a device pumps heat from the die to the heatsink at the ex-
pense of electrical energy [51] despite having drawbacks like added weight,
space and expense of thermoelectric cooler and heatsink [1]. Another ap-
proach to design local temperature control involves the use of phase-change
material (PCM), a substance with high heat of fusion properties [52]. The
materials are designed to absorb the generated heat and thereby change its
physical state. This method keeps the chip temperature constant although
it only works for a limited amount of time. Encapsulation and added system
complexity are the two main drawbacks of using phase-change materials for
tackling thermal issues using off-chip strategies.
2.2.2 Design-Time Thermal Management Techniques
A large amount of research has been performed on thermal modeling and
analysis of temperature in order to predict future thermal related issues at
design time and find ways to minimize potential problems [18] [1] [53] [54].
As a result of those developed thermal models, a number of design time
thermal-aware techniques have been proposed. They mainly fall under 3
different categories, namely, floorplanning based [18], routing based [55] and
coding based techniques [56].
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Designers have been using temperature-aware floorplanning techniques
which help reduce peak temperatures by equalizing the temperature across
the chip during the initial macrocell placement [57] [58] and help evaluate
the temperature-performance trade-off early in the design stage. We have
also explored design time floorplanning techniques in our work [36] which
helped reduce the peak temperature and decreased the amount of chip area
reeling under high temperatures. Other than the floorplanning based tech-
niques, designers have studied the effect of substrate thermal gradients on
the buffer insertion techniques [59] and concluded that the VLSI intercon-
nects can be made more robust by widening traces and by doing buffer
insertion and sizing [1]. Ting et al. [60] have demonstrated that via den-
sity strongly influences the spatial distribution of temperature as well as the
maximum temperature rise in interconnects. They further show that the
optimal spacing of dummy thermal vias in the higher metal layers impact
the thermal characteristics of metal interconnects and helps reduce temper-
atures.
There are several design parameters like various packaging and on-chip
electro-thermal parameters which when considered from the very early de-
sign stages in the physical synthesis process, allows for a thermally balanced
placement of macrocells in order to minimize non-uniform on-chip thermal
gradients. All of those parameters can be used by the system designers in
a static thermal simulator which can be invoked to address the impact of
temperature from the early design stages. Ajami et al. [61] claim that a RTL-
to-GDSII system containing an embedded thermal analysis engine that is in-
corporated with various other components of the optimization flow is needed.
Pedram et al. [1] argue that the end goal is to arrive at an EDA method-
ology, effective on-chip thermal-aware design flow, and integrated tool suite
which includes thermal-aware optimization and analysis techniques in order
to effectively tackle on-chip thermal gradients and hotspots at design time.
2.2.3 Dynamic Thermal Management Techniques
In this subsection we mainly describe different state-of-the-art adaptive ther-
mal management techniques and control algorithms. That means, given a
piece of working silicon, different dynamic thermal management techniques
are used to manage on-chip thermal issues which will be explored in here.
As power density increases, there is a predominance of localized thermal
hotspots which move both in space and time. Dynamic thermal manage-
ment techniques have been proposed which would address these issues using
a class of both micro-architectural and software based solutions thereby hav-
ing system wide thermal ramifications.
Dynamic thermal management techniques and control algorithms can
be broadly classified into heat reduction techniques and heat distribution
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Figure 2.4: Classification of dynamic thermal management techniques and
control algorithms
and balancing techniques [62] [34] as shown in Fig. 2.4. It is also pos-
sible to classify them as reactive vs proactive control techniques or even
low-level hardware vs high-level software techniques. In the first category
different power management techniques like dynamic voltage and frequency
scaling (DVFS) [34] [63] [64] [65], scaling threshold voltage (or body bias
voltage) [66], stop-and-go policies [62], fetch toggling [67] and clock gat-
ing [68] are included. Whereas in the second category workload migra-
tion [69], task/process scheduling (OS level DTM) [70] [71] [72], throttling
data traffic and routes [73] [74] [75], are used in order to distribute and
balance temperature across the chip.
DTM in Multicore Architectures
We have classified the dynamic thermal management techniques pertaining
to multicore architectures as shown in Fig. 2.5. For multicore architec-
tures which provide increased parallelism, it has been found that thread
migration and DVFS techniques are the most promising methods to control
temperature [62]. Donald et al. [34] have also come to the similar con-
clusions when they considered different parameters and schemes for DVFS
(both local and global) and thread migration techniques (temperature based,
counter based and power based). Li et al. [76] have built a parameterized,
transient, thermal behavior models from computed thermal and power in-
formation at the architecture level. A feedback control loop which takes this
information as input and adjust power and temperature as required. Kadin
et al. [77] have developed a frequency planning technique which maximizes
total performance of processors under various thermal constraints. Many
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Figure 2.5: Classification of dynamic thermal management techniques in
multicore architectures
of the DTM techniques rely on algorithms which assume that power can
be assumed accurately at run-time. While others prescribe an oversimpli-
fied feedback based control mechanism which does not give any guarantees.
Wang et al. [78] proposed a chip-level temperature-constraint power control
algorithm which is based on Model Predictive Control (MPC) theory which
can precisely control the power of a multicore chip to desired value while
maintaining the temperature below a certain threshold. Their algorithm
outperforms current state-of-the-art DTM techniques [79].
It is very important to have a broad overview and the trade-offs involved
when using both the hardware based and software based DTM techniques.
Hardware based DTM techniques have high execution time overhead and
they are usually global in nature and ignore any application specific infor-
mation. As Amit et al. [80] describe that in the case of thermal emergencies
all the involved applications are equally penalized and all of them suffer an
equal impact in performance. On the other hand software based DTM tech-
niques like the OS level energy-aware process scheduling strategies [81] [82]
are not very aggressive and have very low performance impact. These tech-
niques are able to take application specific thermal behavior into account.
In the following we describe operating system level and other software ap-
plication level DTM techniques in more detail.
Operating System Level DTM
Other DTM techniques at the operating system level consider thermal-aware
task scheduling [83]. Many of those DTM techniques take corrective mea-
sures only after the temperature reaches a certain predefined threshold value.
That means, they react to their environment. Where as, Yeo et al. [84] have
proposed a predictive DTM for multicore systems by modifying the task
scheduler of Linux kernel. This allows to reduce the overall temperature
with minimum performance overhead. Whereas, Coskun et al. [85] tried
to investigate predictors for forecasting future temperature and workload
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dynamics and thereby proposing proactive DTM techniques for multicore
systems. All of these techniques bring forth two important and significant
problems which needs to be addressed. More so because the accuracy of said
thermal measurements directly impacts the performance of the system and
the performance of the thermal management unit [86]. They are a) proper
thermal sensing and modeling b) variation in power consumption based on
software workload [79].
On-Chip CMOS Thermal Sensors
In order to properly sense the temperature, it is very important to have an
accurate reading of on-die temperature. Since, a single temperature-diode
on the die is not enough to get an accurate thermal profile of the entire chip,
it is important to distribute temperature and leakage sensors throughout the
chip. DTM techniques which rely on on-line thermal sensing and monitor-
ing of temperature have to solve the problem of distribution/placement of
thermal sensors on the die, the number of thermal sensors which can give an
approximate thermal profile of the chip [87] [88] [89]. IBM’s Power7 server
processor has around 44 thermal sensors [90]. Whereas, Intel’s SCC chip has
around 96 thermal sensors [91] in total. Temperature measurement using
thermal sensors suffer from various measurement inaccuracies, like the need
for calibration, analog to digital conversion accuracy, proximity to thermal
hotspot, granularity of the profiling or the sampling time among others.
A smart thermal sensor usually has different target specifications like
cost, accuracy, resolution, supply voltage, supply current, speed and oper-
ating temperature range. All of these specifications vary depending on the
application area. An important element for thermal sensing on silicon die
is a transistor. Considering that the other alternatives like the resistors are
difficult to manufacture accurately and the reference resistors are even more
worse [92]. The integrated thermal sensor designers use of Bipolar Junc-
tion Transistors (BJTs) for thermal sensing, as their base-emitter voltage
can be used to obtain the thermal voltage (kT/q), which is proportional
to absolute temperature (PTAT) [93]. Both lateral and vertical substrate
transistors can be used to implement these integrated thermal sensors. The
problems associated with the BJT-based thermal sensors are that they re-
quire complicated calibration and also have non-linear dependency on tem-
perature thereby requiring large area output interfaces. In order to eliminate
these problems Poki et al. have introduced a time-to-digital converter based
sensor [94] which does not involve the voltage/current analog-to-digital con-
verter (ADC) or the bandgap reference. This sensor first generates a pulse
with the width proportional to the measured temperature. A cyclic time-to-
digital converter is used to convert the pulse into digital measurement [94].
These low-area and low-voltage thermal sensors have also been implemented
on an FPGA [95].
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Qikai et al. have designed a low overhead process variation tolerant tem-
perature sensor with good sensitivity over a wide temperature range [96].
This temperature sensor uses a differential amplifier to minimize the temper-
ature dependence of Vth. Michiel et al. presented a CMOS smart tempera-
ture sensor which achieves of only ±0.1◦C (3σ) over the military range [97].
The errors caused by the readout circuitry have been reduced to 0.01◦C
level. Anton et al. presented a CMOS smart temperature sensor with digi-
tal output which only consumes around 7µW [98]. This extreme low power
consumption is achieved by means of a facility which switches off the power
supply after each sample. The temperature conversion to the digital domain
is done by using the sigma-delta converter which makes less susceptible to
digital interference. Pablo et al. have introduced a leakage based ultra
low-power (1.05-65.5 nW at 5 samples/sec) and tiny (10250 µm2) CMOS
thermal sensor [99]. This sensor outperforms all the previous works and re-
duces both the area and the power consumption by more than 85%. It is also
insensitive to spatial thermal gradients due to its smaller sensing part. At
the same time, since this sensor has low power dissipation is considered to be
very robust against self-heating issues. In Chapter 3, we have implemented
a novel thermal sensing circuit in 65nm CMOS technology, which converts
analog temperature information into digital form. Since the functionality
and response of a circuit can be affected by the presence of disturbing noise
sources on or off the chip, we have analysed the performance of our circuit
under different noise conditions and found that it is robust enough. This
noise analysis has not been done by the previous researchers and is novel to
our work.
Thermal Modelling of On-Chip Networks
Accurate thermal models which can capture the thermal behaviour of the
system and thermal packages with minimal architectural input parameters
are needed at an early-design stage. Heat conduction across the chip and the
package can be modelled after Fourier’s law, which states that the rate of
flow of heat through a surface is proportional to the negative temperature
gradient across that surface. Skadron et al. have used the Fourier heat
flow analysis and have presented a dynamic compact thermal model at the
micro-architectural level in [100] and [101] for integrated circuit chip-package
thermal analysis. Their simulation tool which is called Hotspot constructs a
multi-layer lumped thermal RC network to model the heat dissipation path
from the silicon die to the ambient [35]. Hotspot takes the floorplan of the
silicon die and partitions it into functional blocks and connect the various
blocks with the help of the thermal RC network. This thermal RC network
is then solved in order to give the temperature at each node. The equivalent
thermal circuit is constructed by taking into account that the heat flow in
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Figure 2.6: A simple thermal equivalent circuit for a 3D stacked system in
a flip-chip package
the die is analogous to an electrical current, temperatures are analogous
to voltages, heat sources are represented by constant current sources and
the absolute thermal resistances are represented by resistors and thermal
capacitances by capacitors. A simple thermal equivalent circuit for a 3D
stacked system in a flip-chip package is shown in Fig. 2.6. In the figure, R
is the thermal resistance, T is the temperature at that node and Q is the
heat generated at that node.
Wang et al. have presented an efficient 3-D transient thermal simu-
lator based on the full-chip layout using the alternating direction implicit
(ADI) method, which instead of solving the 3-D problem, solves three one-
dimensional problems in succession [102]. Clemens [103] presented two pack-
age thermal models (one for PFQP-style package and the other for BGA-
style package). William et al [104] have presented a thermal modelling
approach which is based on analytical solutions of heat-transfer equations.
Their model is mainly focussed at the device level. A study conducted by
Shang et al [35] on MIT Raw chip show that the on-chip networks have con-
siderable impact (almost comparable to processing nodes) and contribute
to the increase in the overall chip temperature. They have developed an
architectural thermal model for on-chip networks that take into account
the thermal impact of interconnects. Since, none of the mentioned thermal
models work at different granularities (like circuit structures, standard cells,
functional unit blocks, etc.) and do not work at different levels (like sili-
con surface, interconnect, package, etc.) Huang et al [105] have proposed
compact thermal model which not only works at different granularity level,
but also at different levels and can be easily integrated into existing CAD
tools to achieve temperature-aware design. Later, they have extended this
modelling methodology for early-stage VLSI design [106] and after that to
build an accurate, pre-RTL temperature-aware design using a parameter-
ized, geometric thermal model [107].
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Impact of TSV’s on Temperature Profile
3D chip stacking with TSV’s has been identified as an effective way to achieve
performance boost as well as better power performance [25]. However such
solutions contribute to increased thermal profile of the systems. Bryan et
al [108] has shown that a 3D floorplan of a high performance microprocessor
from Intel (Pentium 4) has led to 15% increase in performance while low-
ering the power consumption by 15% with an apparently small 14%◦C rise
in peak temperature. This work assumes a face-to-face bonding and uses
TSV’s to connect the C4 I/O bumps to the active regions of the two dies.
Jung et al [109] have mapped OpenSparc T2 chip into a 3D stacked system
and developed design methodologies which resulted in 52.3% reduction in
footprint, 25.5% reduction in wire length, 30.2% lower buffer call count and
a 21.2% reduction in power compared to the 2D planer design. They make
use of 2979 TSV’s in their design for 3D placement. They have assumed the
TSV diameter, height, resistance, and capacitance as 3µm, 25µm, 50mΩ and
30fF respectively. Zhang et al. [55] have proposed a temperature-aware 3D
routing algorithm by inserting “thermal vias” and “thermal wires” to lower
the effective thermal resistance of the material and reduce on-chip temper-
ature. However, the TSV’s are usually larger by the order of several tens of
times when compared to logic gates and memory cells [110]. Therefore, their
strategy reduces temperature at the expense of area [28] [111] [112] [113].
Hsu et al. [114] have proposed the use of an architecture with stacked signal
TSV’s with a two-stage TSV locating algorithm which reduces the temper-
ature by 17% with only a 4% wiring overhead and 3% performance loss.
Software Application Level DTM
Software level thermal management can be used as an extension to low-level
hardware based DTM techniques. Lee et al. [115] have used the hardware
performance counters for cores and memories in order to provide a software
based solution for runtime thermal sensing which can be used for thermal
profiling of software applications. Meng et al. [116] have provided a software
based framework which addresses both energy efficiency and thermal man-
agement in a unified way and it delivers around 40% energy reduction with
negligible slowdown in the application. Similarly, Huang et al. [117] have
also proposed a framework for dynamic energy efficiency and temperature
management which maximizes energy savings without extending application
execution times too much and to guarantee that the temperature remains
below a certain threshold.
In this thesis work we have addressed a DTM strategy at design time
by first exploring different thermal-aware placement approaches for both 2D
and 3D stacked systems. We then proposed a static application mapping
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algorithm which reduces the effective area reeling under high temperatures
on the chip. We have also developed a thermally efficient routing strat-
egy which works at run-time to reduce temperatures for a NoC-Bus hybrid
architectures by herding most of the switching activity closer to the heat
sink.
2.3 Summary
In this chapter we have briefly explained why power management techniques
cannot substitute exclusive temperature management efforts. Later, we have
broadly classified the temperature control mechanisms into off-chip and on-
chip mechanisms. The off-chip mechanisms can be further classified as pack-
age/system level techniques and board level techniques. Whereas, the on-
chip techniques can be classified into static (or design time) and dynamic
(or runtime) strategies. We concluded by identifying where the following
thesis fits in, into the larger scope of temperature management strategies.
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Chapter 3
Self-Timed Thermal Sensing
and Monitoring of Multicore
Systems
As the number of cores increases thermal challenges increase, thereby de-
grading the performance and reliability of the system. We approach this
challenge with a self-timed thermal monitoring method which is based on
the use of thermal sensors. Since leakage currents are sensitive to tempera-
ture and increase with scaling, we propose the use of a leakage current based
thermal sensing for monitoring purposes. In this work we have implemented
a novel thermal sensing circuit in 65nm CMOS technology, which converts
analog temperature information into digital form. We have also proposed
a novel thermal sensing and monitoring interconnection network structure
based on self-timed signaling, comprising of an encoder/transmitter and de-
coder/receiver. We have performed power supply noise, additive noise on
sensor input signal and dynamic power supply voltage variation analysis on
the thermal sensing circuit and show that it is robust enough under different
operating temperatures.
3.1 Introduction and Motivation
Future generations of distributed on-chip systems would have system mod-
ules which are operated at optimal points by adaptively adjusting operating,
manufacturing and environmental conditions leading to the design concept
of “Always Optimal Design” [22]. For a given processing element function,
activity factor and implementation instance there exists an optimal operat-
ing point which minimizes the energy performance space [118]. This optimal
operating point is a function of variability of activity, process variations, dy-
namic environmental variations and temperature.
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As the technology scales down and power density increases, a lot of
factors like power dissipation, leakage, data activity and electro-migration
contribute to higher temperatures, larger temperature cycles and increased
thermal gradients all of which impact multiple failure mechanisms [7]. The
increase in temperature leads to increase in leakage and thus forming a part
of vicious circle leading to significant drop in performance of the distributed
on-chip network. Hence, there is a great need to constantly keep the func-
tional blocks at the optimal point by adaptively monitoring the thermal
activity of such a distributed on-chip multicore system. To keep different
functional blocks at optimal points we need to first identify the location
of thermal hotspots and take corrective measures. Different thermal con-
trol mechanisms like dynamic voltage and frequency scaling (DVFS) [34],
scaling threshold voltage (or body bias voltage), changing the workload,
throttling traffic [35] and routes can be employed to great effect to improve
the performance and reliability of the overall system.
In a multicore scenario power scales up with the increase in the number
of cores. With power, thermal challenges become abound which needs to
be addressed urgently. The increase in the on-chip temperature not only
degrades the performance of the chip but its reliability will be called into
question. Srinivasan et al. [119] have shown that the mean time to failure
decreases with the increase in temperature. Hence, there is a great need to
monitor the on-chip temperature accurately. Under or over estimation of
the thermal profile of the chip leads to significant reliability issues.
There are different types of multicore architectures like homogeneous,
heterogeneous and morphic architectures [7]. In this work we assume ho-
mogeneous architecture of the multicore system. The thermal behavior of
such a homogeneous multicore system is not only application and archi-
tecture dependent but is also inherently distributed in nature. Thermal
emergencies can occur at different locations on the multicore chip and of-
ten change dynamically as heat spreads from one block/core to another due
to the differences in the temperature. A network of sensors that span the
whole multicore system should be employed for accurate thermal modeling
and profiling.
Due to the presence of multiple clock domains, high communications
costs involved, prohibitive task of managing timing constraints [120] and
centralized nature of our proposed thermal monitoring, where in being the
highest decision making body, the central Thermal Control Unit (TCU)
needs to sense the temperature at any time t. So, a thermal sensing approach
which is based on self-timed signaling method is a more natural approach
one than a synchronous one.
In this work we assume that there are N Thermal Sensing Circuits (TSC)
operating in each core which sense the temperature and calibrate it into
known digital form. The request to perform the thermal sensing operation
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Figure 3.1: Thermal Sensing Circuit (TSC).
comes from the central TCU and when the thermal sensing operation is
performed the acknowledgement signal is sent. The data transfer between
the TCU unit and the TSC takes place over the self-timed interconnection
network.
We will be talking about the thermal sensor, interfacing to the thermal
sensor in Section 3.2 describing the thermal sensing architecture, sensing
interconnection network in Section 3.3 and give noise analysis simulation
results of the thermal sensing architecture in Section 3.4.
3.2 Thermal sensing architecture
In this section we provide a self-timed thermal sensing architecture which
senses temperature and converts it into known digital form. The architecture
consists of thermal sensor and its digital interface (consisting of pulse filter,
MUTEX, delay element and a cycle counter). The block diagram of the
thermal sensing architecture is shown in Fig. 3.1. It interacts with the
external environment via an asynchronous protocol as shown in Fig. 3.2.
The functionality of TSC as a whole and each block within is explained
below.
The input signal which drives the whole TSC comes from the Thermal
Control Unit (TCU) and consists of a train of two pulses, one a request pulse
and the other a reset pulse. The request pulse is generated by a clock in the
TCU, whose frequency is known and bounded by the minimum temperature
that the sensor needs to measure. As and when the TCU decides to get the
temperature profile of a particular hotspot within its domain area, it sends
a request signal to the TSC. The TSC obliges by giving the temperature
data in a digital format and then raises the acknowledgment signal. Then
the TCU sends a reset pulse which resets the cycle counter in the TSC.
Pulse filter: The pulse filter separates the pulses (request and reset) on
the input signal and latches them onto the output. Fig. 3.3 shows the imple-
mentation of the pulse filter and its timing diagram at 27◦C and 60◦C can be
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traced to Fig. 3.4 and Fig. 3.5 respectively. The request pulse output (signal
TS in) goes to the input of the thermal sensor and the reset pulse output
(signal count reset) of the pulse filter is used to reset the cycle counter.
Thermal sensor: The thermal sensor is an integral and most crucial part
of our thermal sensing architecture. Since, continuous scaling of CMOS
technology into the nano domain increases the leakage currents which are
sensitive to temperature variations, we propose to make use of these leak-
age currents in the design and implementation of thermal sensors. Ituero
et al. [4] have proposed a leakage based on-chip thermal sensor in 0.35µm
CMOS technology as shown in Fig. 3.6. We have simulated this sensor in
65nm CMOS technology from ST microelectronics. The input to the sensor
is a pulse which is generated by a clock in the TCU, whose frequency is
known and bounded by the minimum temperature that the sensor needs to
measure. The output of the sensor is an analog signal whose pulse width
varies with temperature. When temperature increases, the leakage currents
of both NMOS and PMOS transistors increases. The PMOS leakage cur-
rent charges the capacitor while the NMOS discharges it. By properly sizing
these two transistors it is possible to control the amount of charging and dis-
charging. In other words, the width of the output pulse. So, by calibrating
the width of the pulse from the sensor, it is possible to determine the hotspot
temperature.
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Figure 3.4: Timing diagram of the Thermal Sensing Circuit (TSC) at 27◦C.
Figure 3.5: Timing diagram of the Thermal Sensing Circuit (TSC) at 60◦C.
33
IN
Vcl
CL
M1
M4
M3
M2
OUT
Figure 3.6: Leakage current based thermal sensor [4].
We have done several simulations so as to ascertain the functionality
of the thermal sensor under different operating conditions. The simulated
output pulse width and the delay of the sensor versus the temperature is
shown in Fig. 3.7 and Fig. 3.8 respectively.
The output of the thermal sensor shown in Fig. 3.6 is the duration of a
pulse which is in the analog domain. This pulse duration must be calibrated
by converting it into a known digital format. This is done by using a digital
interface circuit consisting of MUTEX, delay elements and a cycle counter.
MUTEX: The mutual exclusion element (or MUTEX, as it is called) is
the basic building block of an arbiter. Fig. 3.9 shows the circuit schematic
and timing diagram of the MUTEX element. It involves a bistable SR
latch and a metastability filter. The requests r1 and r2 come from two
independent sources. The role of the MUTEX is to pass those inputs to their
corresponding outputs g1 and g2 in such a way that only one output is active
at any given time. If there is only one request signal then the corresponding
grant signal will be asserted. If one input request signal arrives well before
the other, then the second signal will be blocked until the first request signal
is de-asserted. When both the requests are active simultaneously then it
passes only one of the pending requests and the selection is non-deterministic
(arbitrary) between requests. In this case the circuit enters metastable state
before arbitrarily settling down to either of the known stable states. We
couple the MUTEX with a delay element to produce a clock for the cycle
counter. As long as the input r1 of the MUTEX is asserted (for the amount
of pulse duration of the thermal sensor), the second input r2 is latched onto
the output g2. The output g2 is coupled with a delay element and fed back
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Figure 3.7: Response of the sensor in the 27◦C to 100◦C range as simulated
in 65nm technology.
Figure 3.8: The delay through the sensor, plotted against the temperature.
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to the input r2, thus forming an oscillator and creating a clock signal at
the output g2 whose pulse width is equal to the propagation delay of the
delay element. When the input r1 is de-asserted then the output g1 is
raised high, thus confirming the completion of the operation of producing
the clock for the cycle counter. In Fig. 3.1, this output has been named as
the acknowledgment (ACK) signal.
Delay element: Fig. 3.11 shows the linear variation in the propagation
delay of the delay element with respect to the increase in temperature. For
every 5◦C raise in temperature, the propagation delay increases by 1.15ps.
This sensitivity (propagation delay) of the delay element changes with re-
spect to the temperature which in turn changes the time period of the gen-
erated clock. This change in the generated clock calls into question the
accuracy of the counter and hence the thermal sensing in general. The in-
crease or decrease in the propagation delay of the delay element (or the
number of clock cycles at the input of the cycle counter) according to the
increase or decrease in temperature variation can be taken care of by en-
coding. Fig. 3.13 shows the way we actually encode the temperature. The
temperature range is divided into four different intervals according to the
count value of the counter. So, when the number of clock cycles increases
or decreases, it is already implicit in the encoding and does not have any
effect on the accuracy of the thermal sensor.
Cycle counter: The cycle counter shown in Fig. 3.1 has an asynchronous
reset. It measures the number of cycles which is nothing but the digital
representation of duration of the pulse at the output of the thermal sensor.
This result is communicated to the central TCU for suitable action. Fig. 3.12
shows the increase in the number of clock cycles being counted by the cycle
counter at different temperatures.
Simulation results: The circuit shown in Fig. 3.1 has been simulated using
65nm technology from ST microelectronics under CadenceTM environment.
Fig. 3.4 and Fig. 3.5 show the timing diagram of TSC at 27◦C and 60◦C
respectively. It can also be seen from them that, there is an increase in the
sensor output pulse width (and hence the number of clock cycles) at 60◦C,
compared to 27◦C.
3.3 Sensing interconnection network
Considering a large distributed sensor network, communicating thermal data
from the thermal sensing circuit (TSC) to the central Thermal Control Unit
(TCU) is a challenging task. Since the TCU as a monitoring and decision
making body, it needs to get information at any time t from the TSCs
spread across the network, and a self-timed communication is a more natural
approach than a synchronous one. The proposed sensing interconnection
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Figure 3.9: MUTEX and its timing diagram.
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network is shown in Fig. 3.10. In self-timed communication via a pull-
type channel, the receiving side initiates communication whenever it needs
thermal data, and the sender acknowledges by sending thermal data.
The interconnect between TCU and TSC consists of a receiver (/de-
coder), global and local wires, and transmitter (/encoder) as shown in the
Fig. 3.10. Whenever TCU needs thermal data, it initiates the communi-
cation by sending request to the decoder. The decoder in turn forwards
the request to the encoder through global wires. The encoder outputs the
request signal to be used as input to the TSC. As soon as the TSC gets
request input it performs thermal sensing and outputs thermal data (i.e.,
number of clock cycles). The output of TSC is 5-bits in bundled-data en-
coding form. In the encoder this 5-bit thermal data is mapped to a sym-
bol consisting of 2-bits depending on the sensed temperature as shown in
Fig. 3.13. For example, if the sensed temperature is 45◦C, the output of
TSC1 is ’10110’ (22 clock cycles). The encoder maps this 5-bit data to
symbol ’01’. The transmitter sends this symbol using four-phase 1-of-4 en-
coded global channel. In 1-of-4 encoded transmission a group of four wires
is used to transmit two bits of information per symbol. A symbol is one of
the two-bit codes 00, 01, 10, and 11 and it is transmitted through activity
on one of the four wires. 1-of-4 encoded transmission is chosen due to its
delay-insensitive feature because in such global data transfer signal propa-
gation delay is unavoidable. In delay-insensitive communication in which
the data validity or acceptance is transmitted implicitly within the data
operates correctly regardless of the delay variations in the interconnecting
wires. Besides being delay-insensitive, 1-of-4 encoding has more immunity
against crosstalk effects as compared to the bundled-data encoding, because
the likelihood of two adjacent wires switching at the same time is much
smaller. Furthermore, it has smaller dynamic power consumption than the
simpler delay-insensitive dual-rail encoding. Voltage-mode signaling with
repeater insertion can be used, because communicating thermal data does
not require advanced high-performance signaling schemes.
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Figure 3.11: Propagation delay of the delay element vs temperature.
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Figure 3.12: No.of clock cycles vs temperature.
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Figure 3.13: Encoding of temperature.
According to the experiments conducted by Puyan et al. [121], the auto-
matic thermal throttling of Intel pentium 4 processor occurs at around 67◦C.
The emergency reset occurs at 135◦C [122]. Assuming, that future genera-
tions of complex multicore systems would have to be dealt with, in a similar
way where in for certain temperature range below the threshold, we do not
do any sort of thermal throttling, when the temperature crosses certain
threshold value we start the thermal throttling process and the emergency
reset comes into play when the temperature reaches catastrophic propor-
tions. Based on this approach we have divided the temperature range into
four different intervals of no monitoring, monitoring, low thermal throttling
and high thermal throttling as shown in Fig. 3.13. How the temperature
ranges should be divided, actually depend on the technology being used,
the kind of application that is running on the system and the thermal pro-
file of the system. In this regard our approach can be modified to support
more than 4 levels.
3.4 Noise and supply voltage variation analysis
The functionality and response of a circuit can be profoundly affected by
the presence of disturbing noise sources on or off the chip. Also, scaling of
technology coupled with the continuous reduction of supply and threshold
voltages makes it difficult to manage such noise sources on large and complex
systems. In this section we have simulated the circuit in Fig. 3.1 under
different noisy environmental conditions. We analyse the performance of the
circuit by verifying whether the noise has any impact on the output (pulse
width) of the thermal sensor. We have performed power supply noise, input
signal noise and dynamic voltage variation analysis as described below.
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Figure 3.14: Output pulse-width of the thermal sensor with noisy power
supply rails and input signal noise vs the one with the ideal power supply
for different temperature values.
3.4.1 Power supply noise (PSN) analysis
Power supply noise, one of the largest sources of noise in a digital system, is
mostly produced by simultaneous clock-induced switching of CMOS circuits
which causes high peak current draws from the power source. In large and
complex designs this noise is caused by the synchronous operation of the cir-
cuit. Such clock-induced switching forces gates and flip-flops to change their
states at around the same time. Also, large bus and interconnect drivers
have a significant total current draw when they switch simultaneously thus
contributing enormously to the total system noise [123]. We have modelled
and injected the noise whose assumed bandwidth is 15GHz and amplitude
is 100mV (which is 10% of Vdd; where Vdd=1V) in the power rails of the
circuit shown in Fig. 3.1. Fig. 3.14 shows that the pulse width of the thermal
sensor with power supply noise, closely follows the one with no noise and
their difference between them is just a few pico seconds (as also noted in
Table 3.1). This means that the number of clock cycles remain unaffected
with this level of power supply noise.
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3.4.2 Input signal noise (ISN) analysis
Noise from various sources including thermal vibrations of atoms (thermal
noise) adds additively to the signals over the interconnects. They are a major
impediment for the transmission of signals and power distribution through
the interconnects due to self-heating caused by the flow of currents [124].
In our case, since the interconnect wires connecting the central Thermal
Control Unit (TCU) and the Thermal Sensing Circuit (TSC) are affected
by self-heating, there is a high likelihood for the input signal to get affected
by noise. In this context we analyse the effect of noise on the input signal
which comes from the TCU to TSC. The pulse filter which receives the input
signal is a digital circuit and thus robust to noise. Fig. 3.14 shows that the
output pulse width of the thermal sensor with input signal noise, closely
follows the one with no noise and their difference is just a few pico seconds
(as also noted in Table 3.1). This means that, like in the power supply noise
analysis, even in this case the number of clock cycles remain unaffected with
input supply noise.
Table 3.1: |PSN-ideal| and |ISN-ideal| values at different temperatures.
Where PSN and ISN stands for power supply noise and input signal noise
respectively.
Difference in pulse width’s
Temperature |PSN-ideal| |ISN-ideal|
At 27◦C 16ps 9.8ps
At 50◦C 12.5ps 11ps
At 75◦C 7.5ps 9.13ps
At 100◦C 2.8ps 3.68ps
3.4.3 Supply voltage variations
Another major concern for designing high-performance multicore systems
is the supply voltage variations. These variations occur when processor
activity rapidly changes the current consumption over a very small period
of time. Since, the subsystem which delivers power can have substantial
parasitic inductance, this variation in the current causes a voltage ripple in
the chip’s main power supply rails [125]. If the ripple is above or below a
certain tolerable range then there is high probability that the chip may even
malfunction.
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We have simulated both the positive and negative voltage variations (of
about 100mV) on vdd and gnd rails. The results in Table 3.2 shows that
the pulse width of the thermal sensor with all the supply voltage variations
differ by about 800ps for 27◦C and 50-80ps for 100◦C. The capacitor shown
in Fig. 3.6 takes longer or lesser time to charge depending on the voltage
variations and hence noticeable difference at 27◦C. But at 100◦C the differ-
ence diminishes because of the exponential rise in the leakage currents. We
have noticed that the number of clock cycles even in this case does not get
affected by supply voltage variations.
Table 3.2: Pulse width of the thermal sensor with supply voltage variations
at 27◦C and 100◦C as compared to the one with no voltage variations.
Pulse width
Temperature vdd=1V;
gnd=0V
(ideal)
vdd=1.1V;
gnd=0V
vdd=0.9V;
gnd=0V
vdd=1V;
gnd=-0.1V
vdd=1V;
gnd=0.1V
At 27◦C 8.12ns 8.961ns 7.325ns 8.956ns 7.338ns
At 100◦C 20.95ns 21.03ns 20.9ns 21.01ns 20.91ns
3.5 Summary
A novel thermal self-timed sensing architecture has been presented, consist-
ing of thermal sensor and its digital interface. This architecture has been
simulated and verified in 65nm CMOS technology. Power supply noise, in-
put signal noise and supply voltage variation analysis have been performed
and it has been found that these does not have any effect on the accuracy
of the sensing. A novel monitoring interconnection network based on self-
timed signaling has been proposed which would serve as a foundation for
further development of our work.
43
44
Chapter 4
Thermal Modeling and
Analysis
As the technology scales down, power density increases which increases the
on-chip temperature. This increase in on-chip temperature increases the
cost of cooling solutions exponentially. Also, as many modern chips cannot
simply be designed anymore for the worst case thermal profile, there arises
a great need for thermal-aware design. Having a greater understanding of
the techniques involved in thermal-aware design would help in controlling as
well as reducing the thermal profile of the system. Temperature-aware run-
time techniques help in regulating the operating temperature of the chip,
thereby preventing thermal emergencies by tuning the processors run-time
behaviour accordingly. In order to study and evaluate the efficacy of such
techniques, requires a thermal model. Such a thermal model would aid in
the analysis of architectural trade-offs and design-space explorations. In this
chapter we would describe a) the thermal analysis of on-chip interconnects
in multicore systems and b) Thermal modeling and analysis of 3D multicore
systems in Flip-chip package systems.
1. Thermal analysis of on-chip interconnects in multicore systems: As
the temperature increases, interconnect delay increases due to the lin-
ear increase in electrical resistivity. This degrades the performance
and shortens the interconnects life time. Package reliability will also
be severely affected by the resulting thermal hotspots, thus impacting
the overall performance of multicore systems. We approach this chal-
lenge by proposing to use thermal management techniques with the
help of architectural thermal model of a multicore system running on a
network with interconnects spawning across it. In this regard we have
analysed the spatial thermal profile of the global Cu nanowire for on-
chip interconnects in 65nm CMOS technology from ST microelectron-
ics. The impact of this temperature rise along the interconnects has
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been analysed with two different signal transmission systems namely
current-mode and voltage-mode signaling.
2. Thermal modeling of 3D multicore systems in a Flip-chip package:
Three-dimensional (3D) technology offers greater device integration,
reduced signal delay and reduced interconnect power. It also pro-
vides greater design flexibility by allowing heterogeneous integration.
In this work, a 3D thermal model of a multicore system is developed
to investigate the effects of hotspot, and placement of silicon die lay-
ers, on the thermal performance of a modern flip-chip package. In
this regard, both the steady-state and transient heat transfer anal-
ysis has been performed on the 3D flip-chip package. Two different
cases for the thermal model were evaluated under different operating
conditions. The optimal placement solution is also provided based on
the maximum temperature attained by the individual silicon dies. We
have also provided the improvement that is required in the heat sink
thermal resistance of a 3D system when compared to the single-die
system.
4.1 Thermal analysis of on-chip interconnects in
multicore systems
As technology scales down and power density increases, a lot of factors like
power dissipation, leakage, data activity and electro-migration contribute to
higher temperatures, larger temperature cycles and increased thermal gra-
dients all of which impact multiple failure mechanisms [7]. This increase
in temperature, increases interconnect delay due to the linear increase in
electrical resistivity. These delay variations pose significant reliability prob-
lems with already dense interconnect structures. Joule self-heating, which is
defined as the amount of heat generated when a maximum current of jmax
passes through an interconnect wire, and delay variations combined with
the introduction of low-k dielectrics with low thermal conductivity increases
the need for accurate thermal analysis and estimation of interconnect tem-
perature.
In a multicore scenario power scales up with the increase in the number
of cores. With power, thermal challenges become abound which needs to
be addressed urgently. The increase in the on-chip temperature not only
degrades the performance of the chip but also its reliability will be called into
question. Srinivasan et al. [119] have shown that the mean time to failure
decreases with the increase in temperature. Hence, there is a great need to
monitor the on-chip temperature accurately. Under or over estimation of
the thermal profile of the chip leads to significant reliability issues.
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Generally on-chip networks consume significant proportion of the to-
tal system power. MIT’s 16 tile RAW processor’s on-chip interconnection
network consumes around 36% of total chip power, with each router dissi-
pating 40% of the individual tile power [126]. So, the power consumed by
on-chip interconnection networks is translated into heat which affects both
the underlying silicon and metal layers. The interconnect temperature not
only depends on the low-k dielectrics but also on the vias, which have much
higher thermal conductivity and hence can serve as efficient heat dissipation
paths [127]. In the following sections we have analysed the temperature rise
on an interconnection link which incorporates the via effect and deduct sev-
eral conclusions, some of which can be used to design circuits efficiently. As
part of our desire to model a multicore system and deploy run-time thermal
management techniques when ever a thermal emergency occurs, we have to
model the thermal behavior of on-chip interconnection networks. In this re-
gard we have proposed the thermal modeling of on-chip links in a multicore
scenario.
As the number of cores increases thermal challenges increase, thereby
degrading the performance and reliability of the system. In this work we
assume that there are N Thermal Sensing Circuits (TSC) operating in each
core which sense the temperature and convert it into known digital form.
The request to perform the thermal sensing operation comes from the central
Thermal Control Unit (TCU) and when the thermal sensing operation is
performed the acknowledgement signal is sent. The data transfer between
the TCU unit and the TSC takes place over the self-timed interconnection
network.
We have discussed about self-timed thermal monitoring methodology in
Chapter 3, which is based on the use of thermal sensors. Since leakage
currents are sensitive to temperature and increase with scaling, we have
proposed the use of a leakage current based thermal sensing for monitor-
ing purposes. In this regard we have implemented a novel thermal sensing
circuit in 65nm CMOS technology, which converts analog temperature in-
formation into digital form. We have also proposed a novel thermal sensing
and monitoring interconnection network structure based on self-timed sig-
naling, comprising of an encoder/transmitter and decoder/receiver. We have
performed power supply noise, additive noise on sensor input signal and dy-
namic power supply voltage variation analysis on the thermal sensing circuit
and shown that it is robust enough under different operating temperatures.
This work of analysing the temperature profile of the interconnection net-
work is a logical extension to our previous work.
We will be describing about the impact of temperature on the resistivity
of the copper (Cu) nano wire in Section 4.1.1, introduce to the thermal
model of interconnection link in Section 4.1.2 and analyse the impact of
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temperature rise along the length of the interconnect with two different
signal transmission mechanisms namely current-mode and voltage-mode in
Section 4.1.3.
4.1.1 Resistivity vs Temperature
The electrical resistivity of Cu nano wires which is a quantitative measure
of opposition to the flow of electrical current, increases with the increase in
temperature. This dependence on temperature is usually explained with the
help of a Bloch-Grüneisen formula [128] as follows.
ρ(T ) = ρ(0) + ρel−ph(T ),
ρel−ph(T ) = αel−ph
(
T
ΘR
)n ΘR/T∫
0
xn
(ex − 1)(1− e−x)
dx (4.1)
Where the temperature independent part ρ(T ) is the residual resistivity
caused due to defect scattering, the temperature dependent part ρel−ph(T )
is the cause of electron-phonon interaction, n and αel−ph are constants and
ΘR is the Debye temperature.
The electrical resistivity also increases with decreasing wire widths due
to surface scattering and grain boundary scattering effects [129]. As the wire
widths decreases from top level metal layer to the bottom level metal layer,
increasing the electrical resistivity along the way and hence contributing to
both the increase in the propagation delay time constant and temperature
rise.
For a first order approximation, the effect of variation in ρ with tem-
perature is found to be constant for normal operating conditions [127] and
hence it is ignored in our calculations. Chen et al. [130] have reported that
with the use of resistivity values at 100◦C, the results represented would be
commensurate with a chip operating at 100◦C and the error in interconnect
temperature prediction is under 4% for a case in which the chip substrate
is at room temperature. Another source of error could be the use of bulk
metal thermal conductivities instead of thin film thermal conductivities, as
the values of conductivities depend on the thickness of the film. This is un-
avoidable due to the lack of any thin film values [130]. It has been reported
that the error in the calculation of the interconnect temperature rise could
be as high as 15% if bulk material conductivities are used [131].
4.1.2 Thermal Analysis of Links
In a typical surface mount packaging, like for example IBM’s ceramic ball
grid array package (CBGA), heat usually flows through the metal layers
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to the heat sinks. The upper metal layers have long via separations when
compared to the lower ones. Hence the temperature rise ∆T in those upper
metal layers is much higher and is the main cause of concern from the
thermal design perspective. So, we have confined our analysis in this chapter
to those global interconnects.
Assuming, that a uniform root mean square current density of jrms is
flowing through a conductor of length L, width W and thickness H that has
a resistivity of ρ and thermal conductivity of KM and is separated from the
underlying interlayer dielectric (ILD) of thickness tILD and thermal conduc-
tivity kILD. The link has two vias at both the ends and is connected to the
underlying layer which is at a temperature of T0. The temperature of the
link is actually affected by other parallel and orthogonal metal conductors
separated by a spacing of d. The top and side views of such a conductor is
shown in Fig. 4.1 and the spatial temperature distribution along its length
is given by the following equation [127]
T (x) = T0 +∆TMax
1− cosh
(
x
LH
)
sinh
(
L
2LH
)
 (4.2)
for −L2 ≤ x ≤
L
2
where
∆TMax =
j2rmsρL
2
H
kM
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Since the thermal conductivity of the vias is much higher when compared
to the dielectrics, heat flows rapidly through the vias to the underlying layer.
The thermal model [127] of the interconnect described in the above equation
(2) incorporates the via effect and also takes the heat spreading factor (s)
which is the one dimensional heat flow from the metal wire to the underlying
layer into consideration.
Since, the hottest part of a typical global interconnect is the part where
the via effect diminishes, we can deduct that the probability of hotspot lying
in this area is higher. In the case where there are metal bus arrays crossing
other metal bus arrays then the probability of hotspot lies at the intersection
of those arrays.
4.1.3 Signal transmission methods
A multicore system running on a network is the most viable solution for
on-chip communication that provides good scalability, which is achieved by
keeping the length of the communication link constant and the signaling
local between the routers. In this context higher throughput is achieved by
using long-range high performance links between the routers and efficient
signaling techniques to accompany them.
The signal transmission systems used in CMOS circuits can be broadly
classified into two categories: voltage mode and current mode signaling.
The main difference between the two transmission systems lies in the type
of signal that is forced on to the interconnection link. Voltage mode uses
voltage as the signal, whereas current mode uses current.
Voltage mode signaling
In the voltage mode, the voltage has to swing from rail to rail over the entire
length of the wire, which leads to larger delays. This increase in delay is
compensated by inserting repeaters at optimal locations [132] and splitting
the long-range link into different segments. Each such segment is connected
to the silicon through vias at either ends.
The length of a global interconnect link in a multicore system is around
2mm [133]. We have optimally divided the link into 5 different segments,
each segment being 400µm in length. Fig. 4.2 shows the temperature rise
along the segment of the global Cu nanowire with an average temperature
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Figure 4.2: Spatial temperature profile along the Cu nanowires with 400µm
via separation. The dimensions and other material properties of the global
interconnect used are for 65nm technology node from ST microelectron-
ics [5].
L=400um
Total length of the conductor=2mm
Figure 4.3: Temperature distribution along the total length of the conductor
optimally divided into different segments and interspersed with vias.
rise of 6.85◦C. The dimensions and other material properties used are for
65nm CMOS technology node from ST microelectronics [5]. Fig. 4.3 shows
the temperature distribution along the total length of the global intercon-
nect, optimally divided and interspersed with vias. In the case where the
interconnection links form part of the parallel bus array, interleaving the
repeaters as shown in the Fig. 4.4 will spread the heat flux uniformly and
hence diminish the probability of a hotspot.
Current mode signaling
Current mode signaling on the other hand, when compared to voltage mode
signaling, reduces the communication latency and gains high throughput
without pipelining and/or using repeaters. This is achieved due to the low-
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Figure 4.4: Interleaving of repeaters.
impedance termination at the receiver end which results in reduced signal
swings without the need for separate voltage references. Also, this low-
impedance termination shifts the dominant pole of the system, thus leading
to smaller delays.
The temperature rise along the length of the global Cu nanowire without
any repeaters/buffers in between is shown in Fig. 4.5. The average tempera-
ture rise is about 6.78◦C using the current mode signal transmission system.
The power consumed by the on-chip interconnection network effects the
temperature of both the metal layers and the silicon underneath. So, hav-
ing low-power links in between the processing elements would decrease the
temperature significantly.
4.1.4 Wide line vs narrow line
Usually, interconnects from one metal layer can be connected to intercon-
nects from a different metal layer, by a group of vias as shown in the Fig. 4.6.
In the case where a narrow line is connected to another narrow line or a wide
line (Fig. 4.6(c) and Fig. 4.6(a) respectively) only a single via/contact ac-
tually fits along the width. But, two or more vias can be used to connect
them in accordance with the design rules. In the case where a wide line
is connected to another wide line as shown in Fig. 4.6(b), the maximum
number of vias allowed along the width are used. Since, the equation for
the thermal model (i.e., eq.(2)) has been derived with a single via at each
of the ends of the conductor, we need to reevaluate it in light of fact that
there could be multiple vias at either ends. This can be done by replacing
those multiple vias with a single effective via and reevaluating the equation
for the thermal model.
4.1.5 Summary
We have analysed the spatial temperature distribution on a global intercon-
nect link in 65nm CMOS technology from ST microelectronics. It has been
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Figure 4.5: Spatial temperature profile along the Cu nanowires with 2mm
via separation. The dimensions and other material properties of the global
interconnect used are for 65nm technology node from ST microelectron-
ics [5].
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Figure 4.6: Connection between the interconnect segments with a group of
vias.
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found that the average temperature rise ∆T along the length of the con-
ductor is around 6.8◦C for a global interconnection link. The impact of this
temperature rise has been analysed for both the voltage mode and current
mode signaling.
4.2 Thermal modeling and analysis of 3D stacked
systems
As technology scales down and power density increases, a lot of factors like
power dissipation, leakage, data activity and electro-migration contribute to
higher temperatures, larger temperature cycles and increased thermal gra-
dients all of which impact multiple failure mechanisms [7]. This increase
in temperature, increases interconnect delay due to the linear increase in
electrical resistivity. These delay variations pose significant reliability prob-
lems with already dense interconnect structures. In order to overcome the
problems associated with the interconnects and the limits posed by the tra-
ditional CMOS scaling, three-dimensional (3D) integrated circuits has been
proposed. 3D integrated circuits take advantage of dimensional scaling ap-
proach and are seen as a natural progression towards future large and com-
plex systems. They increase device density, bandwidth and speed. But on
the other hand, due to increased integration, the amount of heat per unit
footprint increases, resulting in higher on-chip temperatures and thereby
degrading the performance and reliability of the system. In this case, heat
sinks need to be very efficient in transferring the internally generated heat
to the ambient. Although there is a dearth of design and layout tools for 3D
technology, there is a significant amount of effort going on in that direction.
The ever expanding market for consumer electronics is driving innova-
tion in packaging technology leading to newer packages which are smaller,
more thermally efficient and cost effective at the same time. The technology
related to wafer level packaging and 3D integration has recently outpaced
ITRS roadmap forecasts [7]. One of the fastest growing packaging archi-
tectures is the wafer level packaging (WLP). It offers lower cost, improved
electrical performance, lower power requirements and smaller size. Although
several architectural variations are available, in this chapter we will be dis-
cussing only the flip-chip packaging. The ITRS report projects that the
power density for 14nm technology node will be greater than 100 W/cm2
and the junction-to-ambient thermal resistance will be less than 0.2◦C. It is
very important to keep the thermal resistance at bay as this may increase
the package cost and the overall cost of the product.
Guoping et al. [9] [10] have done thermal modelling of multicore systems
and have investigated the effects of CPU power level, local hotspot power
density, hotspot location and hotspot size on its thermal performance. But
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they stopped short of extending their work to 3D multicore systems. In
the work depicted by Ankur et al., [134], they have proposed an analytical
and numerical modelling of the thermal performance of three-Dimensional
Circuits. In the following sections, we have chosen to model a 3D multi-
core system in a modern flip-chip package which is used mostly for high-
performance processors. We have started our study with thermal modelling
of a multicore processor and have investigated the effects of hotspots and
their locations on the thermal performance of the package. We then per-
form thermal modeling and analysis of 3D multicore systems in a Flip-Chip
package.
Although some work has been done in the past regarding the 3D stacked
IC’s a comprehensive treatment of the subject was missing. Banerjee et
al. [25] [135] have performed thermal analysis of 3D IC’s using analytical
modelling and numerical simulations. They did not simulate the 3-D IC’s
with TSV’s. Instead they compared two alternative 3-D IC’s with wafer
bonding technologies. They are a) 3D IC’s fabricated by wafer bonding us-
ing polymer adhesives and b) 3D IC’s fabricated with wafer bonding using
a thermocompression method. In this chapter we performed numerical sim-
ulations while considering the presence of TSV’s between the dies. Thermal
models are used to understand the limits of thermal feasibility of 3D stacked
systems.
4.2.1 Nomenclature
heff = Effective heat transfer coefficient of the heat sink base
(W/m2K)
K = Thermal Conductivity (W/mK)
TA = Ambient Temperature (
◦C)
TJ = Junction Temperature (
◦C)
RJA = Junction-to-Ambient thermal resistance (
◦C/W)
Q = Power dissipation that produced the change in the junction
temperature (W)
4.2.2 Flip-Chip package
Although IBM’s Ball Grid Array packages have been in use since the 1970’s,
recent advances in packaging technology have lead to Flip-Chip Ball Grid
Array (FCBGA) packages being extensively used. FCBGA allows for much
higher pin count than the other package types by distributing the input-
output signals through the entire die rather than being confined to the chip
periphery. In an FCBGA the die is mounted upside-down (flipped) and con-
nects to the package balls (lead-free solder bumps) via a package substrate.
The cross-sectional view of a modern 3D flip-chip package is shown in
the Fig. 4.7 whose primary consideration will be its ability to transfer heat
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Figure 4.7: Cross-Sectional view of a modern 3D Flip-Chip package with 2
stacked dies.
from the silicon die to the ambient. Unlike the traditional wire-bonding
technology, the electrical connection of a face-down (or flipped) integrated
circuit onto the substrate is done with the help of conductive bumps on the
chip bond pads. The conductive bumps are initially deposited on the top-
side of the die during the fabrication process. It is then flipped over so that
its top side faces down, and aligned with the matching pads on the substrate.
The solder is then flown to complete the interconnection. The advantages
of flip-chip interconnect include reduced signal inductance, power/ground
inductance, and package footprint, along with higher signal density [17].
4.2.3 Thermal modelling and Analysis
The high operating temperature of a semiconductor device, caused by the
combination of device power density and ambient conditions is an important
reliability concern. Instantaneous high temperature rises in the devices can
possibly cause catastrophic failure, as well as long-term degradation in the
chip and package materials, both of which may eventually lead to system
failure [17]. Most modern flip-chip devices are designed to operate reliably
with a junction temperature falling under a certain range. To ensure that
the package can perform well thermally under this range a thermal model
is simulated and tested. This thermal model can then be used to gauge the
reliability of the package. This shortens the package development time and
also provides an important analytical tool to evaluate its performance under
different operating conditions.
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Table 4.1: Modelling parameters [7] [8] [9] [10].
MODEL
CONFIGURATION
PARAMETERS INPUT
DATA
Boundary condition
TAmb (
◦C) 25
heff (W/m
2K) 840
Heat Sink Base [9]
Size (mm) 100x100
tbase (mm) 5
TIM2
tTIM2 (mm) 0.1
kTIM2 (W/mK) 3
Cup Lid (heat spreader)
Size (mm) 50x50
tLid (mm) 2
kLid (W/mK) 600
TIM1
tTIM1 (mm) 0.1
kTIM1 (W/mK) 8
Silicon Die 1 and 2
Size (mm) 20x20
tDie (mm) 0.6
kDie (W/mK) 90
Interlayer Material
tILM (mm) 0.02
kILM (W/mK) 4
Lead bumps and Underfill
kUF (W/mK) 1
tUF (mm) 0.65
Substrate
Size (mm) 50x50
tSub (mm) 1.44
kSub (W/mK) 17
Boundary condition hSub(W/m
2K) 10
We have developed a thermal model of the modern flip-chip package
using a commercial tool called COMSOL. It is a finite element based mul-
tiphysics modelling and simulation software. Our simulations are based on
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the heat transfer module of COMSOL multiphysics package. The size of the
silicon die 1 and 2 is 20 mm × 20 mm × 0.6 mm which is being mounted
on to the substrate of size 50 mm × 50 mm × 1.44 mm. The layers of
silicon die are separated by an interlayer material whose thickness is around
0.02 mm. The cup lid which acts as the heat spreader and whose thermal
conductivity is very high is placed on top of the silicon die. The thermal
interface material (TIM1) which is some sort of a thermal grease and has
very good adhesive properties is being used as the filler material in between
the heat spreader and the silicon die. The heat sink base of size 100 mm ×
100 mm × 5 mm is being used. A vapour chamber is used as the heat sink
base and the detailed assumptions can be found in [10].
Instead of including the heat sink fins in our computational model, we
have used an effective heat transfer coefficient (heff ) as a boundary condition
on the heat sink [9]. Other assumptions related to the geometry of the
package and its components, material properties (like thermal conductivity,
density and specific heat capacity) and the boundary conditions are taken
from the literature [7] [8] [9] [10]. Some important model configuration
parameters are represented in the tabular format as shown in Table 1. The
parameter Q, which is the heat generated per unit volume is applied to the
silicon die. The boundary condition for the substrate layer is assumed to be
convective and the sides of the package are assumed to be adiabatic.
Modelling interlayer material
Three effective thermal conductivities are used for the lead solder bumps/-
underfill layer, substrate layer and the interlayer material (ILM) respectively.
The interlayer material in between the silicon dies is modelled as a homoge-
neous layer in our thermal model. We assumed a uniform through-silicon-via
(TSV) distribution on the die and obtained the effective interlayer material
resistivity based on the TSV density (dTSV ) values [8], where dTSV is the
ratio of total TSV’s area overhead to the total layer area. Coskun et al. [8]
have observed that even when the TSV density reaches 1-2%, the tempera-
ture profile of the silicon die is only limited by a few degrees, thus justifying
the use of homogeneous TSV density in our thermal model. According to
the current TSV technology [136], the diameter of each via is 10µm, and the
spacing required around the TSV’s is assumed to be around 10µm [8]. For
our simulations we have assumed around 8 via’s/mm2, that is around 3200
vias spread across the 400 mm2 area of the silicon die. Hence the TSV den-
sity is around 0.062% and the resistivity of the interlayer material is around
0.249 mK/W (i.e. thermal conductivity = 4.016 W/mK) [8].
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Junction temperature and thermal resistance for a 3D system
The two most important thermal parameters for any semiconductor device
are the junction temperature (TJ) and thermal resistance (RJX). The junc-
tion temperature is usually the highest temperature on a silicon die, whereas
the thermal resistance is quantified as the rate of heat transfer between two
layers in a package. The junction-to-ambient thermal resistance (RJA) which
is a measure to evaluate the thermal performance of a flip-chip package is
determined from equation (4.3).
RJA =
TJ − TA
Q
(4.3)
The single-valued junction-to-ambient thermal resistance which has been
used traditionally to describe the thermal characteristics of a silicon die is
not sufficient enough to describe the thermal performance of a 3D system,
due to the presence of multiple heat sources and multiple thermal resistances.
Hence, Ankur et al. [134] have suggested a matrix representation for the
junction-to-ambient thermal resistance. In this regard Rij represents the
temperature rise in the ith layer per unit heat dissipation in the jth layer.
This is represented in the equation (4.4).
Rij =
θi
Qj
(4.4)
Where, θi is the temperature rise above ambient of the ith node and Qj
is the heat generated at the jth node. The equation (4.4) can be rewritten
as follows.
Rij =
Ti − TA
Qj
(4.5)
Where, Ti is the junction temperature of the ith layer. So, for a simple
two-die stack, where one layer is the processing layer (denoted by subscript
’p’) and the other a memory layer (denoted by subscript ’m’), we have 4
different thermal resistance values namely Rpp, Rpm, Rmp and Rmm and the
junction-to-ambient thermal resistance can be represented as shown below.
RJA =
[
Rpp Rpm
Rmp Rmm
]
4.2.4 Simulation results
We have built a generic two-die stack in a flip-chip package using COMSOL.
The layer where the hotspot is generated is considered as a processing die
and the other layer is considered as the memory die in our simulations. In
the first instance (model-I) the processing die is placed near the substrate,
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and the memory die is placed next to the heat spreader and the heat sink. In
the second instance (model-II) the memory die is placed near the substrate
and the processing die is placed near the heat spreader and sink. We have
assumed that the total power consumed by both the processing layer and the
memory layer is 100 W. Guoping Xu [9] has varied the size of the hotspot
from 0.5 mm to 2 mm in his work related to the thermal modelling of
multicore systems. In our work the power density of the hotspot which is
being generated at the center of the multicore processing layer is fixed at
100 W/cm2 and the dimensions are fixed at 1mm × 1mm × 0.6mm. We
have performed both the steady-state and transient heat transfer analysis
on the flip-chip package.
Steady-state heat transfer analysis
In the steady-state the heat generated by the memory and the processing
layer is equal to the heat leaving the flip-chip package. During the measure-
ments we have assumed that the power is gradually applied to the chip until
the chip has reached the maximum working temperature (i.e. steady state).
We have then measured thermal resistance which is the reluctance of the die
to transfer heat when it reaches steady state. Fig. 4.8 and 4.9 show different
thermal resistance plots for the dies in both the models. They are plotted
against the memory power dissipated (as a percentage of processing power
dissipation). It can be clearly seen that the overall thermal performance
of model-II is much better than that of model-I. It can also be noted that,
when both the layers consume equal amount of power then there is not much
difference in the thermal resistance values in both the models. That is, the
stacking order of the silicon dies does not influence the thermal resistance
values.
When both the layers are consuming equal amount of power, then in
model-II, it can be noted that there is no difference in the thermal resistance
values of the processing and memory layers even though a hotspot is present
in the processing layer. This shows that the heat sink is efficient in removing
the heat generated by the hotspot, thereby maintaining constant thermal
resistance values.
Fig. 4.10 shows the maximum temperature attained on the processing
and the memory die for both models at steady state. The maximum tem-
perature is plotted against the memory power dissipation (as a percentage of
processing power dissipation). In the case where the memory die consumes
around 10% of the processing die power, it can be observed that the differ-
ence in the maximum temperature of memory and processing die layers is
around 4◦C for model-I and 0.3◦C for model-II. This goes on to say that the
model-II is the optimized one which places the most heat generating layer,
i.e. the processing layer near the heat sink for efficient heat transfer to the
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Figure 4.8: Thermal resistance measurements for both the dies in model-I
at steady-state.
0 10 20 30 40 50 60 70 80 90 100
Memory power dissipation as a percentage of processing dissipation
0
0.5
1
1.5
2
2.5
3
3.5
4
T
he
rm
al
 R
es
is
ta
nc
e 
(o
C
/W
)
R
mm
R
mp
R
pm
R
pp
Model - II
Figure 4.9: Thermal resistance measurements for both the dies in model-II
at steady-state.
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Figure 4.10: Maximum temperature on the processing and memory die for
both models.
ambient.
Transient heat transfer analysis
The dalliance in reaching the steady state is measured in transient analysis,
wherein the temperature responses are continually recorded within a short
time interval for the given power consumption of the silicon dies. Transient
analysis is necessary to observe the steady-state behaviour and also the
thermal profile of different configurations that might change over time as
the maximum temperature is reached.
Fig. 4.11 and Fig. 4.12 shows the maximum temperature and the thermal
resistance curves plotted against time for both the models when the memory
layer is consuming around 10% of the processing power consumption. It can
be seen from those curves that the heat sinks of the two models are efficient
enough to take the heat out of the system irrespective of the placement of the
processing die. By the time steady-state is reached the processing cores of
model-I is 6.5◦C hotter than model-II. It can also be noted that the thermal
resistance of the memory die (Rmm) in Model-I is lower by 0.45
◦C/W when
compared to model-II, whereas the thermal resistance of the processing die
(Rpp) in both the models is almost the same.
In order to find out the improvement that is required in the heat sink
thermal resistance for a 3D system when compared to the single die system,
a transient percentage reduction plot of the heat sink thermal resistance
(Rhs) has been plotted as shown in Fig. 4.13. The single die package system
whose power consumption is 100 W, and has a hotspot of 100 W/cm2 power
density at the center of the silicon die has been used for comparison purposes.
The curves have been plotted for both the models and for different power
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Figure 4.12: 10% Thermal Resistance on the processing and memory die for
both models.
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Figure 4.13: Improvement required in heat sink thermal resistance for a
3D system (both models) whose memory layer is consuming 50% of the
processing die power. It has been compared with a single die package system.
consumption’s of processing and memory layers. All those plots have showed
some similarities in nature and hence could be easily segmented into three
distinct durations or stages. In this chapter we have presented only one
plot (Fig. 4.13) where in the memory die is consuming around 50% of the
processing die power.
In the first stage the percentage reductions in Rhs is approximately the
same for both the models, suggesting that the heat sink behaves identically
for both the models for short durations of time.
In the second stage, when the maximum temperature on the heat sink
starts to increase before attaining steady-state, model-I demands less reduc-
tion in the heat sink thermal resistance. This is due to the fact that the
heat could not be transferred from the processing layer below the ILM to the
heat sink. If the configuration of model-I tends to work in this stage, then
instead of improving the heat sink one should concentrate on improving the
effective thermal conductivity of the ILM layer.
In the third stage when both the models are attaining steady-state, they
exhibit expected behaviour, as the configuration with the processor layer
near the heat sink (model-II) behaves more efficiently. This is because the
required reduction in thermal resistance is less. This plot not only shows the
dependence on the stacking sequence but also shows that the observations
should not be made strictly on the basis of the steady-state [134] analysis, as
in some cases the chips might not reach steady state due to various dynamic
thermal management techniques that are employed.
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4.2.5 Summary
A thermal model of a 3D multicore system in a modern flip-chip package
is developed in order to investigate the effects of hotspot, and placement of
silicon die layers, on the thermal performance of a multicore system. We
have used a finite-element based method to run our simulations. Both the
steady-state and transient heat transfer analysis has been performed on the
3D flip-chip thermal model we built. Two different cases for the thermal
model were evaluated under different operating conditions. We have found
that in steady-state for the case where the memory layer dissipates around
10% of the power consumed by the processing core, an overall improvement
of 0.6◦C/W is obtained in the thermal resistance by placing the silicon layers
optimally. For the same case, it has been observed that the difference in the
maximum temperature of memory and processing die layers is around 4◦C
for model-I and 0.3◦C for model-II. An improvement that is required in the
heat sink thermal resistance for a 3D system when compared to a single-die
system has been quantified.
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Chapter 5
Thermally Efficient
Inter-Layer Communication
Scheme
The primary design goal of a high-performance system is the maximization
of performance within the given power and thermal envelopes. The wire-
length reductions in 3D stacked systems directly translate into both the
power and performance improvements. Despite decreasing the power and
latency of the system, 3D technology exacerbates thermal problems due to
increase in power density.
In this chapter, we propose a thermally efficient routing strategy for
3D NoC-Bus Hybrid architectures, which mitigates on-chip temperatures
by conducting most of the switching activity closer to the heat sink. Our
simulations with a real world benchmark show that there has been a signifi-
cant decrease in the peak temperatures when compared to a typical stacked
mesh 3D NoC.
5.1 Introduction to Hybrid NoC bus 3D architec-
ture
One of the popular 2D NoC architectures is the 2D Mesh. It consists of
an interconnecting network of m×n switches connecting various IP blocks.
A logical extension to this popular planer structure is the 3D Symmetric
NoC which can be obtained by adding two additional physical ports to each
router; one for Up and the other for Down [137]. Despite its simplicity,
this architecture has two inherent problems. Firstly, it does not exploit
the beneficial attribute in 3D chips which is negligible inter-wafer distance,
because in this architecture both the inter-layer and intra-layer hops are
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almost indistinguishable. Secondly, a considerably larger crossbar is required
as a result of the two extra ports [138].
The stacked (Hybrid NoC-Bus) mesh architecture which is presented
in [139] is a hybrid between the packet switched network and the bus ar-
chitecture. It overcomes several 3D Symmetric NoC challenges by taking
advantage of the short inter-layer distances (around 20µm) in 3D stacked
systems [26]. It integrates the multiple layers of 2D mesh networks by con-
necting them with a bus spanning the entire vertical distance of the chip.
As the inter-layer distance for 3D ICs is small, the bus length will also be
smaller; approximately around (n-1)*20µm, where n is the number of lay-
ers. This makes the bus suitable for inter-layer communication in vertical
direction. A six-port router is required instead of a seven port one for a typ-
ical 3D stacked Hybrid NoC-Bus architecture. Also, vertical communication
is just one hop away to any destination layer. The dynamic Time-Division
Multiple Access (dTDMA) bus [139] was used as a communication pillar.
Due to one hop vertical communication and usage of router with one less
port, this architecture is efficient in terms of both the power consumption
and latency.
In [38] we proposed an efficient inter-layer communication scheme and
routing algorithm which enables congestion-aware communication and im-
proves the average packet latency (APL), power consumption and fault tol-
erance. We have further hybridized the proposed adaptive routing algorithm
with available algorithms in order to mitigate the thermal issues by conduct-
ing the majority of the switching activities closer to the heat sink. The later
part is described in this chapter.
5.2 Thermally efficient routing strategy for 3D NoC
In a stacked mesh 3D architecture, the thermal coupling of vertically aligned
tiles is larger than the horizontally aligned tiles [136]. This is because the
thickness of the silicon dies is much smaller than the lateral dimensions and
hence the lateral heat flow is usually lower than the vertical heat flow. Also,
having interface materials with lower thermal conductivities does contribute
to this issue. The thermal impact of on-chip 3D NoCs are governed by
various non-design issues like the ambient temperature, cooling solutions
and the package solutions. In this chapter we assume that the size of the
heat sink is fixed, the ambient temperature around the chip is constant and
the velocity of air-flow is set [35]. We also assume that the application
mapping is fixed and just focus on the routing based approach.
In a typical stacked 3D NoC, the maximum thermal conduction usually
takes place from the die which is closer to the heat sink. The die closer to
the heat sink also has lower junction temperature and thermal resistance.
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In [140] [38], we proposed a congestion-aware routing algorithm called Adap-
tiveZ for vertical communication. In AdaptiveZ routing algorithm, the first
bus pillar available on the way for the vertical communication is used. In this
section, we hybridize the AdaptiveZ routing with other available algorithms
to mitigate the thermal issues by herding most of the switching activities
closer to the heat sink.
Definition 1: LastZ - A 3D routing algorithm is LastZ-based if the
intra-layer routing process is completed before the inter-layer routing. In
other words, in a LastZ-based routing algorithm, when a node Nsource sends
a flit to a node Ndestination, the flit will first travel along the X or Y direction
(statically or adaptively) in Nsource dimension until Flitxy=Pillarxy, then
it will traverse the last hop in the Z direction.
Assuming that the heat sink is at the top, the proposed routing algorithm
shown in the Fig. 5.1 is described as follows:
1. AdaptiveZ routing: When the current node is located at the bottom-
most layer (farthest from heat sink), the packet that needs to be sent,
first traverses adaptively upwards along the Z direction. It is then
routed using a 2D routing algorithm (e.g. XY, YX).
2. A LastZ -based routing algorithm [141] (as defined in Definition 1):
When the current node is located at the top layer (closest to the heat
sink), the packet that needs to be sent, first traverses in the current
layer using a 2D routing algorithm (e.g. XY, YX) and then moves
downwards along the Z direction.
3. Hybrid routing: When the current node is other than the top or bot-
tom layer, then depending on the location of the destination node
relative to the current node, the routing is performed. That is, if the
destination node is below the current node then a LastZ -based rout-
ing algorithm such as static XYZ or YXZ routing is performed. If
the destination is above the current node then AdaptiveZ routing is
performed.
Our thermally efficient routing algorithm is described in Algorithm 1.
Since our algorithm is adaptive, it takes care of possible congestion that
might arise due to excessive routing of packets onto the layer closer to the
heat sink. Algorithm 1 is also a distributed routing algorithm and the rout-
ing decision is made at each router for every hop. So, the output shows
the next hop which can be any one of the possible output ports (East,
West, North, South, UP/Down). The proposed routing algorithm also of-
fers negligible area overhead being at the same time thermally efficient. It
is noteworthy that the routers located in the topmost and the bottom lay-
ers do not need the hybrid routing, hence they do not adversely affect the
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Figure 5.1: The proposed thermally efficient routing algorithm
area. It should be noted that although the communication is adaptive, it is
deadlock free because of the usage of the available virtual channels.
In [75], Chao et al. proposed a traffic- and thermal-aware run-time ther-
mal management scheme using a proactive upward routing to ensure ther-
mal safety. Although their technique has potential to enhance the runtime
thermal safety, there are some important drawbacks. Firstly, to migrate
the communication power towards heatsink, they use a non-minimal path
routing. They showed that, even if source and destination of a packet are lo-
cated in adjacent layers, it may take too many vertical hops for the packet to
reach the destination. But the fact is, non-minimal path routing naturally
increases the zero load latency and has power overhead. Despite driving
power of a vertical transfer is small, intermediate large 3D routers consume
a considerable part of power budget. Secondly, the prediction-based routing
algorithm imposes a large area overhead and extra TSVs because of required
logic for traffic estimation, decision logic, information passing through layers,
etc. Further, the window-based prediction mechanisms potentially have in-
efficiency due to the presence of a probability of misprediction. Our adaptive
minimal routing mechanism which benefits from one-hop bus-based vertical
communication, overcomes these issues using run-time congestion checking
before sending a packet to layers closer to the heatsink.
5.3 Thermal model to evaluate the thermally effi-
cient routing strategy for a 3D NoC
We have built a thermal model of a 3×3×3 NoC using HotSpot v.5.0 [100].
We have exploited Hotspot’s grid model which is capable of modeling stacked
3D chips for our thermal simulations. We obtained the power trace file from
our in-house cycle accurate NoC simulator which was implemented in HDL.
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Algorithm 1 Thermally Efficient Routing Algorithm
Input: (Xcurrent, Ycurrent, Zcurrent), (Xdestination, Ydestination, Zdestination)
Output: Next Hop (E, W, N, S, L, U/D)
1: if (Zcurrent = Zdestination){The current and destination nodes are located
in the same layer} then
2: Use a 2D intra-layer routing algorithm;
3: else if (Zcurrent > Zdestination) {The destination node is below the cur-
rent node and farther from the heat sink} then
4: Use a LastZ -based routing algorithm;
5: else {The destination node is above the current node and closer to the
heat sink}
6: Use AdaptiveZ routing algorithm;
7: end if
We purposefully chose a smaller system so that our real time application
can be easily mapped on to it.
Intel’s 80-tile teraflops chip running the stencil kernel code (which solves
for steady-state 2-D heat diffusion equation with periodic boundary con-
ditions on left and right boundaries of a rectilinear grid, and prescribed
temperature on top and bottom boundaries) gives an average performance
of 1.0 TFLOPS at 4.27 GHz and 1.07 V supply with total chip power dissi-
pation of 97 W. Also, the total power dissipation increases to 230 W at 1.35
V and 5.67 GHz operation, delivering 1.33 TFLOPS of average performance.
At 4.27 GHz, measurements performed by Intel indicate that approximately
358K floating point operations take place achieving an overall peak perfor-
mance of 73.3%. Intel also provides an estimated power breakdown at the
tile and router levels, which is simulated at 4 GHz, 1.2 V supply and at
110◦C [133].
Like [75], the tile geometry and power model has been adopted from
Intel’s 65nm based 80-core processor [6] [133]. The following assumptions
regarding our power model are based on literature [75]. We have assumed
that the power and temperature measurements in [6] and in [133] were ob-
tained at a certain operating condition (i.e., at a certain traffic load/packet
injection rate). We use the packet injection rate which doubles the perfor-
mance metric, zero-load latency (the latency of the network when only one
packet traverses through it) to calibrate our power model so that it matches
approximately the power values measured by Intel [6]. The power of the
router is modelled as a linear increasing function of traffic load. Whereas,
the power of the processing element and the power of the local memory
are linear function of the power of the router. It should be noted that for
the sake of simplicity we do not model the power as a function of tempera-
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ture which could lead to some underestimation of temperature profile when
the temperature is high enough. The cumulative power and energy of each
router during an interval is calculated by counting the number of operations
in the router [75].
We have used realistic traffic patterns for our thermal analysis. For this
an encoding part of video conference application with sub-applications of
H.264 encoder, MP3 encoder and OFDM transmitter was used [142]. The
video stream used for simulation purposes was 300×225 pixels in size with
each pixel consisting of up to 24 bits. Thus, each video frame is composed
of 1.62 Mbits and can be broken down into 8400 data packets with each
data packet consisting of 7 flits (which includes the header flit as well). The
data width is set to 64 bits. The application graph with 26 nodes is shown
in Fig. 5.2. In this application, the Mem In V ideo component generates
8400 packets for one application cycle equivalent to one video frame. The
frame rate for the video stream was 30 frames/second and the data rate
for the video stream was 49336 kbps. We have modelled the application
graph, mapping strategy, frame rate, buffer size, number of nodes, layers and
generated packets, supply-voltage and clock frequency for the simulation of
this application.
The application graph consists of processes and data flows; data is, how-
ever, organized in packets. Processes transform input data packets into
output ones, whereas packet flows carry data from one process to another.
A transaction represents the sending of one data packet by one source pro-
cess to another, target process, or towards the system output. A packet flow
is a tuple of two values (P, T). The first value ‘P’ represents the number of
successive, same size transactions emitted by the same source, towards the
same destination. The second value ‘T’ is a relative ordering number among
the (packet) flows in one given system. For simulation purposes, all possible
software procedures are already mapped within the hardware devices.The
video conference application which is mapped onto a 3×3×3 3D-mesh NoC
is shown in Fig. 5.3. This mapping is based on the mapping technique de-
scribed in [143]. The central node (1, 1, 1) was used as a platform agent for
monitoring purposes.
The sizes of the silicon die’s 1, 2 and 3 are 4.5 mm × 6.0 mm × 0.15
mm. The convection capacitance and convection resistance of the heat sink
are 140.4 J/K and 0.1 K/W respectively. We have modeled the interlayer
material as described in subsection 4.2.3. For that, we have assumed around
8 via’s/mm2, that is, around 216 vias spread across the 27 mm2 area of the
silicon die. Hence the TSV density is around 0.062% and the resistivity of
the interlayer material is 0.249 mK/W (i.e. thermal conductivity = 4.016
W/mK) [8]. We have used an interlayer material (ILM) whose thickness is
0.02 mm. Other parameters are left unchanged from Hotspot’s configuration
file.
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5.4 Simulation results and analysis
5.4.1 Thermally efficient routing for 3D NoC
We study the impact of the proposed thermal-aware hybrid routing algo-
rithm on the chip temperature of a 3×3×3 NoC-based system using the
thermal model presented in subsection 6.4.2. To this end, we have imported
the physical floorplan and the obtained power trace file to the thermal sim-
ulator, and estimate the temperature profile for each layer.
The results of the thermal simulations on normal Hybrid Bus-NoC 3D
Mesh-based and the proposed Hybrid Bus-NoC 3DMesh-based (hybrid rout-
ing) systems running the video conference encoding application (Fig. 5.2)
are shown in Table 5.2 and Table 5.3, respectively. In these tables, we show
the steady state minimum and peak temperatures of each layer. Layer 0
is considered to be the one which is farther from the heatsink in our ther-
mal model. The comparison between these tables shows the effectiveness
of temperature optimization of the proposed thermal-aware hybrid rout-
ing. As expected, moving from the traditional 3D NoC to the proposed 3D
NoC causes the peak temperature of the chip to decrease. The significant
importance of the proposed hybrid routing algorithm is the mitigation of
hotspots. Hotspots can noticeably exacerbate performance and reduce the
lifetime of the chip. The figures given in Table 5.2 and Table 5.3 show that
the proposed technique improves the peak chip temperature with negligible
performance degradation. The improvement is up to 4◦C for the realistic
application. For our system with not much interlayer communication, the
reduction of 4◦C is quite an achievement. Assuming that the mapping of
task is predefined and the computation power cannot be migrated, the pro-
posed hybrid routing offers a significant peak temperature improvement by
only migrating the communication power.
Modern streaming applications, like MPEG, are one of the most popular
applications for use on embedded systems. They are both computation and
communication intensive, thereby emphasizing the need for thermally effi-
cient routing and mapping strategies. Accordingly, as shown for an MPEG
application, we achieved the temperature reduction of up to 4◦C. The tasks
of the MPEG application, which has been curated from the ground up to
work on our 3D NoC platform, is mapped in such a way that most of the
processing happens in the die closer to the heat sink. That is, we have min-
imized the interlayer communication to reduce the load on the bus because
of the limited bandwidth it offers and placing the cores which communicate
heavily with each other on the same die and closer to the heat sink. Other
benchmarks like the EEMBC benchmark suite [144] can also be used, pro-
vided that they can be modelled appropriately into an application graph,
can be properly allocated to the processing nodes and have enough compu-
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Figure 5.2: Communication trace of encoder part of a H.264 video conference
tation and communication information. Also, most of the available parallel
benchmarks provide only communication centric information whereas our
system requires both computation and communication information. The
processing elements and other subsystems can make a significant difference
in the evaluated performance of each benchmark, thereby making it hard to
compare them without porting applications to our system. The future work
would include porting other benchmarks to our platform and using them to
evaluate and compare our thermally efficient routing strategy for 3D NoC
systems.
Fig. 5.4 shows the steady state grid level thermal maps of the die 1
(Layer 0) for both the normal and our proposed adaptive routing approach.
In the figure, each tile is comprised of a router (R) including a network
interface, its attached PE (P) and memory (M ), and the corresponding
links. On this layer the efficacy of our proposed adaptive routing approach
is seen quite clearly. In this figure, the temperature values are in the Kelvin
scale. It can be observed that the drop in the maximum temperature in this
layer with our proposed routing approach is around 4K.
To estimate the power consumption, we extended [145] the high-level
NoC power simulator presented in [146] to support the 3D NoC architec-
tures. The power is estimated for the interconnection network which includes
NoC switches, bus arbiters, intermediate buffers, and interconnects. The
thermal analysis and simulation results for the video conference encoding
application is presented here. In addition, the average power consumption
and APL of the proposed architecture using the thermally efficient hybrid
routing are shown in Table 5.1. As predicted, although we are herding more
traffic loads to the Layer 2 (closest to the heatsink) to mitigate the peak
temperature, there is a negligible APL rise due to the routing adaptivity.
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Table 5.1: Power Consumption and Average Packet Latency
3D NoC Power consumption Average Packet
architecture (W) Latency (cycles)
Hybrid Bus-NoC 3D Mesh 1.439 166
Proposed Hybrid
Bus-NoC 3D
Mesh (Hybrid
routing)
1.428 168
Table 5.2: Layer temperature profile of the Hybrid Bus-NoC 3D Mesh-based
system running the video conference application
Layer ID Peak Temperature (◦C) Min Temperature (◦C)
Layer 0 114.0 80.8
Layer 1 113.5 77.0
Layer 2 93.5 69.6
5.5 Summary
In this chapter, a thermally efficient routing strategy is introduced for 3D
NoC-Bus Hybrid architecture which helps in mitigating on-chip temper-
atures. The routing, mitigates temperatures by conducting most of the
switching activities closer to the heat sink. Our simulations for the proposed
Hybrid routing with an integrated video conference application demonstrate
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Table 5.3: Layer temperature profile of the proposed Hybrid Bus-NoC 3D
Mesh-based system running the video conference application (thermal-aware
hybrid routing)
Layer ID Peak Temperature (◦C) Min Temperature (◦C)
Layer 0 110.0 80.4
Layer 1 110.3 76.7
Layer 2 94.8 69.5
a) b)
Figure 5.4: Steady-state grid level thermal maps for the die 1(layer 0) for
both the normal routing and (a) and our thermal-aware hybrid routing (b).
peak temperature improvements compared to a typical stacked mesh 3D
NoC.
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Chapter 6
Thermal-Aware Mapping
In this chapter, we have presented an exploration of various thermal-aware
placement approaches for both the 2D and 3D stacked systems. Various ther-
mal models have been developed in order to investigate the effect of thermal-
aware placement in 2D chip and 3D stacked systems. Using the developed
metrics, we proposed an efficient thermal-aware application mapping for
a 2D NoC. Steady-state simulations show that the proposed thermal-aware
mapping algorithm reduces the effective chip area reeling under high temper-
atures when compared to the Tree-Model-Based (TMB) mapping and Worst
case mapping. The proposed thermal-aware mapping algorithm considers
the developed thermal metrics to map applications on the NoC architecture
while maintaining system performance. Based on the location of the nodes,
communication and computation of applications we find an efficient way of
mapping applications. Also, the algorithm does not need any input tem-
perature data. The aim of the proposed mapping algorithm is to give the
designers, insights into thermal characteristics of the system.
6.1 Thermal-Aware Placement in 2D and 3D Chip
Systems
Uneven distribution of high temperatures on the chip can lead to timing
uncertainities, thereby decreasing the mean time to failure and increasing
the problems associated with reliability of the system under consideration.
Hence, accurate thermal modeling and analysis is needed in order to achieve
thermal objectives whilst maintaining the performance of the system. Also,
at the same time it is not completely possible to make a full categorization
of thermal-control benefits for different thermal optimization techniques as
they are dependent on various factors like how well the workloads are known,
how tight the timing deadlines are, how close the utilization of the system
is with respect to the maximum load etc. As a general rule of thumb, the
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most effective thermal control optimization strategies which do not degrade
performance are [33]:
1. At design time we must correctly choose the architectural components
and place them on the layout based on the expected application loads
(memory access, computing power, etc.).
2. At run-time, the longer we apply the operating system level correc-
tions, the better results we get, but this implies that one has full
knowledge of the possible workloads and arrival times.
In order to arrive at a thermal-aware mapping algorithm for 3D stacked
systems which meets our performance criteria vis-a-vis throughput and en-
ergy, we try and identify different scenarios of placement for known thermally
volatile blocks in a thermally optimal way. This is done to gain deep under-
standing of how the temperature of the system varies with the placement of
hotspots at different places on the chip stack. In this work we have studied
the following cases wherein we have analyzed the effect of the placement
of hotspots has on the chip for both the two dimensional and three dimen-
sional stacked systems. The study includes the evaluation of thermal profile
of the said systems along with their maximum(peak), average and minimum
temperatures.
6.1.1 Uniform power distribution
At a more abstract level one would assume that the temperature profile of
a system would be balanced when the high power sources of the chip are
distributed evenly to mitigate thermal hotspots. But in reality, the thermal-
aware placement of the building blocks is more complex as we will see that
uniform distribution of power does not necessarily yield uniform distribution
of temperature.
6.1.2 Thermal-aware placement for a 2D chip system
The four different hotspot placement cases that were analyzed for a 2D chip
system are as follows.
1. FP CENTER: The 4 hotspots are placed at the center of a 4-core
silicon die as shown in the Fig. 6.1(a).
2. FP CORNER: The 4 hotspots are distributed in the four corners of
the silicon die as shown in the Fig. 6.1(b).
3. FP SIDE: The 4 hotspots are placed at the four sides of the silicon die
as shown in the Fig. 6.1(c).
78
Core2
Core3 Core4
Core1
h1 h2
h3 h4
h1 h2
h4h3
Core1 Core2
Core3 Core4
h1
h2
h3
h4
Core1 Core2
Core3 Core4
h1 h2
h4h3
Core2Core1
Core3 Core4
a) FP_CENTER c) FP_SIDE d) FP_MIDDLEb) FP_CORNER
Figure 6.1: Four different hotspot placement cases that were analyzed for a
2D chip system.
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Figure 6.2: Cross-Sectional view of a modern 3D Flip-Chip package with 3
stacked dies.
4. FP MIDDLE: The 4 hotspots are distributed at the center of each core
on the silicon die at a radius of 5.65mm from the center of the die (or
placed equidistantly at 8mm apart from each other) as shown in the
Fig. 6.1(d).
6.1.3 Thermal-aware placement for a 3D stacked chip sys-
tems
In the case of 3D stacked systems, we have analyzed the temperature dis-
tribution on different layers of silicon dies in a 3D flip-chip package firstly
by placing the thermal hotspots in each layer separately and secondly by
placing the hotspots in multiple layers and observing their interaction. The
cross-sectional view of a modern 3D flip-chip package is shown in the Fig. 6.2.
The following are the thermal configurations that were evaluated.
1. Varying Hotspots acrossLayers: In this case we place all the 4 hotspots
corresponding to four cores in either one of the 3 layers of the 3D
stacked system and observe the corresponding thermal profile of the
layers in the system. The hotspots are placed at the center of the sili-
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con die as shown in Fig. 6.1(a) in order to test the worst-case thermal
behaviour.
2. Varying WorkloadConditions: In this case we have studied 3 different
workload conditions by varying the power consumption of the layers
for 3D stacked systems for their thermal behavior.
(a) Static workload (Static): Assuming that the total system power
is 200W, each individual die’s consume around 66.66W, which is
one third of the total power consumption. That is, all the dies in
this 3D stacked chip setup consume equal amount of power.
(b) Adaptive workload (Adaptive): In a typical 3D stacked system,
the maximum thermal conduction usually takes place from the
die which is closer to the heat sink. That particular die also
has lower junction temperature and thermal resistance. In [75],
Chao et al. have proposed a traffic- and thermal-aware run-time
thermal management scheme using proactive routing towards the
die closer to the heat sink in order to ensure thermal safety. Here,
we analyze a simulation setup wherein we assume that, most of
the switching activity is herded away to the die closer to the heat
sink. By virtue of this switching activity in the die closer to the
heat sink, it would be consuming more power when compared to
the other two dies. In this thermal model we assume that DIE-3
(the die closer to heat sink) consumes around 40% more power
compared to DIE-2 and around 60% more power compared to
DIE-1. So, assuming that the total system power is 200W, then
DIE-3 is consuming around 100W, DIE-2 around 60W and DIE-1
around 40W respectively.
(c) Adaptive workload with a hotspot (Adaptive hotspot): This ther-
mal model is similar to the above adaptive workload (Adaptive)
model. But, in here we analyze the effect of hotspot, which we
assume gets created in the die closer to the heat sink due to high
amount of switching activity happening.
3. Hotspots inMultiplelayers: In this case the hotspots are placed at dif-
ferent locations in several layers and the interaction of their corre-
sponding thermal fields is observed.
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Table 6.1: Modelling parameters [7] [8] [9] [10].
MODEL
CONFIGURATION
PARAMETERS INPUT
DATA
Boundary condition
TAmb (
◦C) 25
heff (W/m
2K) 840
Heat Sink Base [10]
Size (mm) 100x100
tbase (mm) 5
TIM2
tTIM2 (mm) 0.1
kTIM2 (W/mK) 3
Cup Lid (heat spreader)
Size (mm) 50x50
tLid (mm) 2
kLid (W/mK) 600
TIM1
tTIM1 (mm) 0.1
kTIM1 (W/mK) 8
Silicon Die 1 and 2
Size (mm) 20x20
tDie (mm) 0.6
kDie (W/mK) 90
Interlayer Material
tILM (mm) 0.02
kILM (W/mK) 4
Lead bumps and Underfill
kUF (W/mK) 1
tUF (mm) 0.65
Substrate
Size (mm) 50x50
tSub (mm) 1.44
kSub (W/mK) 17
Boundary condition hSub(W/m
2K) 10
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6.2 Thermal modeling and simplifications
We have developed our thermal models using two different modeling tools.
They are Hotspot v 5.0.2 [100] and a commercial tool called COMSOL [147].
We have used Hotspot for modeling and simulating structures for uniform
power distribution case and thermal-aware placement of 2D and 3D stacked
chip systems (except for the subcases of Varying WorkloadConditions and
Hotspots inMultiplelayers where the tool COMSOL has been used). In the
following we describe our thermal models in detail.
6.2.1 Thermal modeling using Hotspot
Architectural level thermal modeling tool called Hotspot v.5.0.2 [100] has
been used for modeling and simulating our 2D and 3D stacked systems as
well as the uniform power distribution case. It has been modified so that
the thermal profiles of all the layers of silicon dies in the 3D stacked chip
system can be obtained. Hotspots grid model has been exploited which is
capable of modeling stacked 3D chips for our thermal simulations. The size
of the silicon die (and die’s in the case of a 3D stacked chip system) is kept
at 16 mm × 16 mm × 0.15 mm. It has been mounted on to the substrate of
size 30 mm × 30 mm × 1.0 mm. The heat sink base of size 60 mm × 60 mm
× 6.9 mm has been used. The layers of the silicon dies are separated by an
interlayer material whose thickness is around 0.02 mm and whose thermal
conductivity is set to 4 W/mK. All the other parameters are left to Hotspot
default values.
6.2.2 Thermal modeling using COMSOL
We have developed a thermal model of the modern flip-chip package using
a commercial tool called COMSOL. It is a finite element based multiphysics
modeling and simulation software. Our simulations are based on the heat
transfer module of COMSOL multiphysics package. Fig. 6.3 and Fig. 6.4
show the side view and front view of the thermal model we have built. The
size of the silicon die 1, 2 and 3 is 20 mm × 20 mm × 0.6 mm which is
being mounted on to the substrate of size 50 mm × 50 mm × 1.44 mm. The
layers of silicon die are separated by an interlayer material whose thickness
is around 0.02 mm. The cup lid which acts as the heat spreader and whose
thermal conductivity is very high is placed on top of the silicon die. The
thermal interface material (TIM1) which is a kind of thermal grease and
has very good adhesive properties, is being used as the filler material in
between the heat spreader and the silicon die. The heat sink base of size
100 mm × 100 mm × 5 mm is being used. A vapour chamber is used as the
heat sink base and the detailed assumptions can be found in [9]. Instead
of including the heat sink fins in our computational model, we have used
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Figure 6.3: Side view of the thermal model using COMSOL.
Figure 6.4: Front view of the thermal model using COMSOL.
an effective heat transfer coefficient (heff ) as a boundary condition on the
heat sink [10]. Other assumptions related to the geometry of the package
and its components, material properties (like thermal conductivity, density
and specific heat capacity) and the boundary conditions are taken from the
literature [7] [8] [9] [10]. Some important model configuration parameters
are represented in the tabular format as shown in Table 6.1. The parameter
Q, which is the heat generated per unit volume is applied to the silicon die.
The boundary condition for the substrate layer is assumed to be convective
and the sides of the package are assumed to be adiabatic.
Modelling interlayer material
Three effective thermal conductivities are used for the lead solder bumps
(or underfill layer), substrate layer and the interlayer material (ILM) re-
spectively. The interlayer material in between the silicon dies is modelled
as a homogeneous layer in our thermal model. Usually, the through-silicon-
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via’s (TSV’s) have much lower thermal resistance than the silicon dies which
helps immensely in heat conduction. We assumed a uniform TSV distribu-
tion on the die and obtained the effective interlayer material resistivity based
on the TSV density (dTSV ) values [8], where dTSV is the ratio of total TSV’s
area overhead to the total layer area. Coskun et al. [8] have observed that
even when the TSV density reaches 1-2%, the temperature profile of the
silicon die is only limited by a few degrees, thus justifying the use of ho-
mogeneous TSV density in our thermal model. According to the current
TSV technology [136], the diameter of each via is 10µm, and the spacing
required around the TSV’s is assumed to be around 10µm [8]. For our ex-
periments we have assumed around 8 via’s/mm2, that is around 3200 vias
spread across the 400 mm2 area of the silicon die. Hence the TSV density is
around 0.062% and the resistivity of the interlayer material is around 0.249
mK/W (i.e. thermal conductivity = 4.016 W/mK) [8].
6.3 Thermal analysis
In this section we have performed various thermal analysis of the placement
approaches we discussed in section 6.1 on the models that we have prepared
in section 6.2.
6.3.1 Uniform power distribution case
In this part of the work we have performed thermal analysis of a chip which
consumes 100W of power. The power is distributed uniformly throughout
the chip. Thermal map of the silicon die under such a uniform power dis-
tribution is shown in Fig. 6.5. From the thermal map, it can been seen
that the temperature is not uniform even as the power distributed on the
chip is uniform. In this case we have noticed that the steady-state tem-
perature variation between the maximum (63.93◦C) and minimum (61◦C)
temperatures on the chip is approximately around 3◦C. As the power density
increases so does the temperature variation. In the case of a 200W system
we have noticed that the steady-state temperature variation between the
maximum and minimum temperatures is around 6◦C. Hence, it can be seen
that even if one is able to control power perfectly and manage to have a
uniform distribution of power sources on the chip, the temperature will still
be left unbalanced.
6.3.2 Thermal-aware placement for a 2D chip system
We have analyzed four different hotspot placement cases in a 2D chip system
to arrive at a general solution towards optimal thermal-aware placement.
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Figure 6.5: Uniform power distribution does not lead to uniform tempera-
ture distribution on the silicon die in a Flip-Chip package.
They are FP CENTER, FP CORNER, FP SIDE and FP MIDDLE as de-
scribed in section 6.1 and as shown in Fig. 6.1. In all the four cases, the
sizes of the hotspots h1, h2, h3 and h4 have been fixed at 1mm × 1mm ×
0.15mm. The total power consumption of the chip is set to 100 W and the
power density of the hotspot is fixed at 200 W/cm2. The thermal profiles
of all the four cases is shown in Fig. 6.6. The maximum/peak, average and
minimum temperatures in all the four placement cases of a 2D chip thermal
model is shown in Table 6.2. It can be seen that by placing the hotspots at
equidistant from each other (in the case of FP MIDDLE they are placed at
8mm apart from each other) a thermally efficient solution can be achieved.
We have noticed that the peak temperature is reduced by about 5◦C in
this case by placing the thermally volatile blocks in an efficient way. Since,
the heat transfer along the edges of the silicon is negligible, because it is
proportional to the surface area and the air flow would be poor, we have
noticed higher peak temperatures in both the FP CORNER and FP SIDE
cases when compared to FP MIDDLE case. Also, as will be seen in the
subsequent sections that most of the heat will be conducted vertically and
spread out via the underneath heat spreader.
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Figure 6.6: Thermal profiles of a) FP CENTER, b) FP CORNER, c)
FP SIDE and d) FP MIDDLE cases of a 2D chip system.
6.3.3 Thermal-aware placement for a 3D stacked chip sys-
tems
In this case we have analyzed the thermal profiles of 3D stacked chip sys-
tems while varying the locations of hotspots in different layers and po-
sitions. Mainly, we have analyzed Varying Hotspots acrossLayers, Vary-
ing WorkloadConditions and Hotspots inMultiplelayers thermal configura-
tions which are described in section 6.1. The following are the details.
Varying Hotspots acrossLayers
Here, we take the thermally worst case performer of a 2D system (i.e.
FP MIDDLE ) and place it in either one of the three layers of the 3D stacked
chip system and observe the corresponding thermal profile of the layers.
That is, we would be observing the case where all the hotspots correspond-
ing to 4 different cores are formed at the center of any of the dies in a 3D
stacked system. The sizes of the hotspots has been fixed at 1mm × 1mm
× 0.15mm and their power density is assumed to be 200W/cm2. The total
power consumption of each of the dies is set to 100W. The thermal profiles
of all the 3-layers of the 3D stacked system when all the four hotspots are
placed on a die which is either closer to the heat sink (TOP), equidistant
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Table 6.2: Maximum/peak, average and minimum temperatures in all the
four placement cases of a 2D chip that is consuming a total power of 100W.
Temperatures (◦C)
100W Max. Avg. Min.
FP CENTER 75.09◦C 62.75◦C 60.79◦C
FP CORNER 71.60◦C 62.57◦C 61.47◦C
FP SIDE 70.56◦C 62.63◦C 60.67◦C
FP MIDDLE 70.25◦C 62.70◦C 60.81◦C
Table 6.3: 3D stacked system: Maximum/peak, average and minimum tem-
peratures in all the three placement cases for a chip system that is consuming
a total power of 300W.
Temperatures (◦C)
Die 1 Die 2 Die 3
300W Max. Avg. Min. Max. Avg. Min. Max. Avg. Min.
BOTTOM 129.26◦C 105.34◦C 100.62◦C 126.84◦C 104.75◦C 100.03◦C 118.78◦C 102.80◦C 98.08◦C
MIDDLE 121.28◦C 105.34◦C 100.78◦C 121.11◦C 104.75◦C 100.16◦C 120.54◦C 102.80◦C 98.08◦C
TOP 115.07◦C 105.33◦C 100.94◦C 114.70◦C 104.75◦C 100.32◦C 113.48◦C 102.80◦C 98.25◦C
from the heat sink and the spreader (MIDDLE ), farther from the heat sink
(BOTTOM ) is shown in Fig. 6.7. The maximum/peak, average and mini-
mum temperatures in all the 3-layers of the 3D stacked system in the three
cases (TOP, MIDDLE and BOTTOM) are presented in Table. 6.3. It can be
seen that when the hotspots are placed in the die which is closer to the heat
sink (TOP case) a more uniform thermal profile has been observed in all the
layers of the 3D chip system. The peak temperature of the chip stack has
been reduced by about 14◦C just by efficiently placing the thermally volatile
dies closer to the heat sink. It can also be noted that the average temper-
ature of each individual die is the same for all the three cases even though
the maximal and minimal temperatures are different. This happens because,
at steady-state the system attains thermal equilibrium by both lateral and
vertical heat diffusion, thereby resulting in the same average temperatures.
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Figure 6.7: Thermal profiles of all the 3-layers of a 3D stacked system when
the worst case hotspot scenario occurs in a die which is i) BOTTOM:farther
from the heat sink (a,b,c), ii) MIDDLE:equidistant from the heat sink and
the heat spreader (d,e,f) iii) TOP:closer to the heat sink (g,h,i).
Varying WorkloadConditions
We have built a generic three-die stack in a flip-chip package using COM-
SOL and simulated three different scenarios (Static, Adaptive and Adap-
tive hotspot) as described in Section 6.1. In the Static case all the 3 dies in
the flip-chip package consume equal amount of power. In both the Adaptive
and Adaptive hotspot case DIE-3 consumes around 40% more power com-
pared to DIE-2 and 60% more power compared to DIE-1. So, assuming
that the total power consumption of the system is 200W, then in the Static
case all the dies consume around 66.66W, whereas in both the Adaptive
and Adaptive hotspot cases DIE-3 consumes 100W, DIE-2 around 60W and
DIE-1 around 40W respectively.
Due to high amount of switching activity happening in DIE-3 we assume
that a hotspot gets created at the center of the die and analyze the thermal
behaviour of the system in Adaptive hotspot case. Guoping Xu [10] has
varied the size of the hotspot from 0.5 mm to 2 mm in his work related to
the thermal modeling of multicore systems. In our work the power density
of the hotspot which is being generated at the center of DIE-3 in the case
of Adaptive hotspot is fixed at 100 W/cm2 and the dimensions are fixed at
1mm x 1mm x 0.6mm. We have performed the steady-state heat transfer
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Figure 6.8: Coarse grained meshing of the thermal model.
analysis on the flip-chip package. In the steady-state the heat generated
by the three dies is equal to the heat leaving the flip-chip package. During
the measurements we have assumed that the power is gradually applied to
the chip until the chip has reached the maximum working temperature (i.e.
steady state).
For our thermal model we have used coarse grained meshing as shown in
Fig. 6.8. Slice and subdomain plots of the simulated thermal model for the
Static case in which the total system power consumption is 200W is shown
in Fig. 6.9 and Fig. 6.10 respectively. For the sake of brevity we are not
presenting the slice and subdomain plots for the rest of the cases. The peak
temperatures on all the three dies for all the three cases at steady-state is
shown in Fig. 6.11, 6.12 and 6.13 respectively and concisely tabulated in
Table 6.4. The peak temperature curves are plotted along the X-axis of the
dies. It can be observed from those curves that the temperature is maximum
at the center of the die and decreases on the edges due to convection.
Table 6.4: Simulation run 1: Peak temperatures on all the three dies for all
the three cases in a 200W system.
Temperatures (◦C)
200W Static Adaptive Adaptive hotspot
DIE-3 75.6◦C 75.6◦C 78◦C
DIE-2 79.6◦C 79◦C 79.8◦C
DIE-1 82◦C 80.5◦C 81◦C
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Figure 6.9: Slice plot of the thermal model in the Static case. P = 200W,
Pdie1=Pdie2=Pdie3= 66.66W.
Figure 6.10: Subdomain plot of the thermal model in the Static case. P =
200W, Pdie1=Pdie2=Pdie3= 66.66W.
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Figure 6.11: Peak temperatures on all the three dies in the Static case. P
= 200W, Pdie1=Pdie2=Pdie3= 66.66W.
Figure 6.12: Peak temperatures on all the three dies in the Adaptive case.
P = 200W, Pdie1 = 40W, Pdie2 = 60W, Pdie3 = 100W.
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Figure 6.13: Peak temperatures on all the three dies in the Adaptive hotspot
case. P = 200W, Pdie1 = 40W, Pdie2 = 60W, Pdie3 = 100W, Pd hotspot =
100W/cm2.
We have also concisely tabulated the peak temperatures at steady-state
in all the three dies in cases where the total power consumption of the system
is 100W and 600W. They are shown in Table 6.5 and Table 6.6 respectively.
The hotspot parameters in the case where the total power consumption is
100W is the same as 200W system. But in the case of 600W system the
hotspot power density is increased to 300W/cm2 for our simulations.
Table 6.5: Simulation run 2: Peak temperatures on all the three dies for all
the three cases in a 100W system.
Temperatures (◦C)
100W Static Adaptive Adaptive hotspot
DIE-3 52.7◦C 52.7◦C 55◦C
DIE-2 54.7◦C 54.4◦C 55.6◦C
DIE-1 55.9◦C 55.2◦C 55.9◦C
The Analysis: The following are the three different analysis we have
performed.
Static case analysis In the Static case, since all the dies consume equal
amount of power, generate equal amount of heat at the same time, have al-
most the same thermal resistance, the only possible direction towards which
the heat can flow is the direction of heat sink and the ambient. The proxim-
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Table 6.6: Simulation run 3: Peak temperatures on all the three dies for all
the three cases in a 600W system.
Temperatures (◦C)
600W Static Adaptive Adaptive hotspot
DIE-3 167◦C 167◦C 174.5◦C
DIE-2 179.5◦C 177.5◦C 179.5◦C
DIE-1 186.5◦C 182◦C 183◦C
ity of DIE-3 to the heat sink makes it dissipate more heat than the other two
dies. Hence it can be safely said, that the die which is closer to the heat sink
(DIE-3) is the coolest, the die which is farther from the heat sink (DIE-1)
is the hottest and the die which is sandwiched (DIE-2) has a temperature
somewhere in between them. This phenomenon can be observed in all the
three simulation runs we have conducted.
Adaptive case analysis In the Adaptive case it can be clearly seen that
the peak temperature on DIE-3 is the same as the Static case despite it
consuming around 33.3% more power. The DIE-3 in this case is consum-
ing around 40% more power compared to DIE-2 and 60% more power than
DIE-1. Despite dramatic power reductions on DIE-1 and DIE-2 and herd-
ing the tasks towards DIE-3, it can be seen that there is minimal impact
on peak temperatures on the three dies at steady-state when compared to
the Static case, where all the dies are consuming equal amount of power.
This is because, since DIE-3 consumes more power it generates more heat
when compared to the other two dies. Hence the direction of the flow of
heat is not only towards the heat sink, but also towards the dies which are
cooler compared to DIE-3 at any given time. So, by the time steady-state is
actually reached the system attains thermal equilibrium by dissipating heat
from the one generating more to the one generating less and to the ambient
via the heat sink. Hence one does not notice the anticipated reduction in
peak temperatures in DIE-2 and DIE-1. If we consider non-uniform power
distribution of various on-chip components then we would notice that heard-
ing most of the tasks onto the die closer to the heat sink would significantly
improve the thermal profile of the system as can be seen in Section 5.2.
Adaptive hotspot case analysis Since the Adaptive case does not have
much reductions in peak temperatures when compared to the Static case, we
have experimented further with the presence of a hotspot in DIE-3 which we
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assume gets created due to excessive routing and herding of tasks towards
it. Even then, we have noticed that the peak temperatures on DIE-2 and
DIE-1 are not very much different from both the Static and Adaptive. On
DIE-3 itself we have noticed a slight increase in peak temperature which in
this case is the temperature of the hotspot.
Hotspots inMultiplelayers
As is the case with typical chip stacks, it is not unusual for them to have
more than one hotspot being active at the same time. Those hotspots could
be active in the same die or in different dies simultaneously. Hence, exploring
the interaction between those hotspots is of utmost importance and can lead
to interesting conclusions. Fig. 6.14 shows the interaction of two hotspots
on the same die (DIE-3). It has been obtained by fixing the hotspot at the
center of the die and varying the location of the other. The variable ’d’ in the
plot is the distance between the centers of those two hotspots. For the sake
of comparison and clarity, we have also included a temperature plot with a
single hotspot at the center of the die in Fig. 6.14. In this study, we have
modeled a 3D stacked system whose overall power consumption is 200W,
with each die consuming around 66.66W. The two hotspots have the same
dimensions of 1mm x 1mm x 0.6mm and their power density is fixed at 100
W/cm2. It can be seen from the Fig. 6.14 that the maximum temperature
on the die actually depends on the distance between the two hotspots. When
the two hotspots are closer to each other (d = 2mm),there is an increase of
about 0.5◦C compared to the case where only a single hotspot is present.
This value increases further as the hotspots come more closer to each other
and culminates in achieving a temperature of 80.5◦C (d = 0mm), which is
almost 2.2◦C more than the case with a single hotspot. As the two hotspots
move away from each other there is very little thermal interaction between
them and the peak temperature on the die is almost equal to the case when
a single hotspot is present.
We have also studied two special cases in order to understand the inter-
action of hotspots in different vertical layers of the dies. In the first case, we
have analyzed the interaction of hotspots, wherein each hotspot is located at
the center of its die edge respectively. In the second case, we have analyzed
the interaction of hotspots when they are spread evenly across different dies.
That is, a hotspot is present at the center of the right most edge of DIE-1,
center of the DIE-2 and at the left most edge of DIE-3 respectively. Compar-
ing Fig. 6.15 and Fig. 6.16, it can be observed that the peak temperature on
each die can be reduced by efficiently placing the thermally risky blocks far
from each other, so that their corresponding thermal fields do not interact
with each other. In this analysis, the maximum temperature on the hottest
die (DIE-1) has been reduced from 85.5◦C to 83.5◦C.
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Figure 6.14: Interaction of two hotspots located on the same die (DIE-3).
The plot is obtained by fixing the location of one hotspot at the center of
the die and varying the location of the other. The distance ’d’ in the plot is
the distance between the centers of two hotspots.
Figure 6.15: Interaction of hotspots located in different vertically stacked
layers. Each hotspot is located at the center of its die edge respectively.
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Figure 6.16: Interaction of hotspots located in different vertically stacked
layers, but distributed efficiently so that their thermal fields do not interact
with each other.
6.4 Proposed temperature mitigation techniques
Based on the thermal modeling and analysis in the previous sections and
the developed metrics thereafter, we propose two temperature mitigation
techniques in this section which forms the core of our work. The first one
deals with a thermally efficient way to route data in a 3D network on a
chip aptly titled “thermally efficient routing strategy” and the second one
deals with an efficient thermal-aware application mapping for a 2D network
on a chip. In the following subsection 6.4.1 we start off by discussing the
proposed temperature-aware mapping technique for 2D planar NoC’s and
then proceed to further elaborate on the thermal model used to evaluate the
technique in subsection 6.4.2.
6.4.1 Thermal-aware mapping for 2D NoC
In this Section we propose a three step mapping algorithm which takes
placement of hot-spots into account in order to achieve a better thermal
management. We assume a 2D homogenous multicore system where a set
of applications (AP) are supposed to run simultaneously. Each application
(Ap ⊂ AP) is composed of several communicating tasks, modeled by a task
graph Ap = TG(T,HS,E). Each vertex ti ∈ T represents one task of the
application Ap, while the edge ei,j ∈ E stands for a communication between
the source task ti, and the destination task tj . Task graph of an application
with 7 tasks is shown in Fig. 6.17. The amount of data transferred from a
task ti to tj of edge ei,j is denoted as wi,j , which is written on each edge. An
application might have a set of hot-spot tasks HS ⊂ T . A task is defined
to be hot-spot if it requires processing resources more than a predefined
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Figure 6.17: An example task graph of an application consisting of 7 tasks.
Hotspot tasks are depicted as concentric circles.
threshold. Hot-spot tasks are represented by double circles in Fig. 6.17.
The proposed algorithm results in fewer hot spot area compared to other
state-of the art works [148]. The three main steps of the algorithm are:
1. Application mapping or region selection: In this step, a near convex
area of required number of nodes is dedicated to each application.
2. Hot-Spot placement: In this step, we determine the best placement of
hot-spots within the application regions using the extracted metrics
from Section 6.3. This has been explained in more detail below.
3. Task mapping: hot-spot tasks as well as other tasks of each application
are mapped onto nodes of their specified region.
Region selection
The first step involves selecting a set of nodes (called region), onto which an
application is mapped. A convex area which decreases the average distance
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between allocated nodes is targeted for each application. Yang [148] et al
has proposed an NAD-based region selection algorithm which has been used
as the first step for our algorithm.
Hotspot placement
After the mapping regions of all applications are selected in the first step
using the NAD-based algorithm, hot-spot placement step is performed. In
this step, applications are prioritized based on their ratio of hot-spot tasks,
called HSRAp=
|HS|
|T | . In the other words, the hot-spot placement is per-
formed first for the application with the largest number of hot-spot tasks
compared to its total number of tasks. To asses selected nodes (HSN ), we
use the equation (6.1) which is the sum of the distance between all pairs of
the selected nodes:
DistHSN =
∑
ni∈HSN
∑
nj∈HSN
Dist(ni, nj) (6.1)
Where Dist(ni, nj) is the diametric distance between nodes ni and nj .
To select the appropriate hotspot nodes within a region, these general rules
are followed:
1. Avoid allocating hot-spot tasks to the neighboring nodes throughout
the chip (both within the region, as well as the neighboring regions).
2. When the distance of two candidate HSNs are within 10% difference,
the one which has less corner nodes is preferred. Fewer side nodes are
preferred in case of equal corner nodes.
The pseudocode of the hot-spot placement step is shown in Algorithm 2.
The applied randomness (line 6) is to decrease the problem size and achieve
expected results in acceptable time. Using the proposed algorithm, the hot
spot nodes will be placed well distributed over the chip while keeping them
away from corners and sides as much as possible. The 10% threshold level
of rule 2 is extracted with practical experiments.
Task Mapping
After the hotspot nodes are placed over the chip, task mapping process allo-
cates nodes of each region to its application’s tasks. The proposed mapping
aims at minimizing the Average Weighted Manhattan Distance (AWMD)
metric introduced in [149]. The AWMD for the mapping result of a given
task tcur, which is communicating with a set of already mapped tasks Tt, is
defined in equation (6.2).
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Algorithm 2 Pseudocode algorithm for Hot-spot placement
Input: Set of applications AP, set of selected regions R
Output: Hot-spot placement within each application region
1: Sort applications of AP in descending order of their HSR
2: HSNsys ← ∅
3: for p = 1→ |AP | do
4: #Neigbrs ← ∞
5: Distbest ← 0
6: for several random selection of possible HSN within region RAp do
7: if number of neighboring nodes exist in HSN’s ∪ HSNsys is ≤
#Neigbrs then
8: if (DistHSN > 1.1 Distbest) or (DistHSN is within 10% of
Distbest and rule 2 is followed) then
9: #Neigbrs ← number of neighboring nodes exist in HSN ∪
HSNsys
10: HSNbest ← HSN
11: end if
12: end if
13: end for
14: HSNAp ← HSNbest
15: HSNsys ← HSNsys ∪ HSNbest
16: end for
AWMDMap(tcur) =
∑
ti∈Tt MD(Map(tcur),Map(ti))× (wi,cur + wcur,i)∑
ti∈Tt(wi,cur + wcur,i)
(6.2)
The AWMD for the final result of a mapping function is defined in
equation (6.3).
AWMDMap(Ap) =
∑
∀ei,j∈E wi,j ×MD(Map(ti),map(tj))∑
wi,j
(6.3)
As shown in pseudo code of Algorithm 3, task mapping process considers
several randomly selected possible mappings of hot-spot tasks (line 3). This
is to decrease the required time in finding a solution. Within each possible
mapping of hot-spot tasks, the algorithm selects the task (tcur) which is
communicating the most with already mapped tasks (line 6), and find the
node which minimizes the AWMD of the task (line 7). This is repeated until
all tasks of the application are mapped (line 5). Among the all resulted
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Algorithm 3 Task allocation in a region with hotspot nodes
Input: Application Ap(T, HS, E), and its corresponding region RAp and
selected hotspot nodes HSNAp
Output: Mapping Result of application Ap within the region RAp
1: AWMDbest ← ∞
2: for several random selection of possible mappings of HS tasks onto HSN
nodes do
3: Unmapped ← T - HS
4: Mapped ← HS
5: while Unmapped 6= ∅ do
6: tcur ← find the task with maximum communication with Mapped
tasks
7: Map(tcur) ← find the node which minimizes the AWMD of task
tcur
8: Mapped ← Mapped ∪ tcur
9: Unmapped ← Unmapped - tcur
10: end while
11: if AWMDMap(Ap) < AWMDbest then
12: Result ← Map(Ap)
13: end if
14: end for
mappings, the one with minimum AWMD is chosen for the application (line
11).
6.4.2 Thermal Modelling
In this subsection we talk about the thermal models that were built in or-
der to evaluate the two important contributions of this paper. We have
developed the thermal models in both the cases using HotSpot v.5.0. [100].
Hotspot is an accurate and fast thermal model suitable for use in architec-
tural studies and is based on an equivalent circuit of thermal resistances
and capacitances that correspond to micro-architecture blocks and essential
aspects of the thermal package. Hotspot takes a power trace file, floorplan
file and a lot of other modifiable model configurations and parameters as its
input.
Thermal model to evaluate thermal aware mapping algorithm
We have built a thermal model of a 6×6 NoC using Hotspot. The tile
geometry has been adopted from Intel’s 65nm based 80-core processor [6]
and the details are shown in Fig. 6.18. The size of the silicon die is 9.0
100
1.5mm
0.53mm 0.97mm
0.65m
m
1.35m
m
P.E
R
M
P.E
R
M
P.E
R
M
R
P.E
M
Tile 1
2mm
Tile 30 Tile 36
Tile 6
P.E − Processing element
M − Memory
R − Router
Figure 6.18: A 6×6 NoC depicting the blocks and dimensions of each tile.
The dimensions are adopted from Intel’s 65nm based 80-core processor [6].
mm × 12.0 mm × 0.15 mm. The total power consumption of the NoC
has been set to 200W. In our model, each application has several tasks and
is modelled with a task graph. The task graph includes the computation
and communication information of the tasks belonging to an application. It
describes the behaviour of the tasks in question during the application run.
Using this information both the CPU usage statistics and the activity of the
routers is computed with the help of our in-house cycle accurate multi-core
simulator which uses a pruned version of Noxim [150] as its communication
platform. The convection capacitance and convection resistance of the heat
sink are 140.4 J/K and 0.1 K/W respectively. Other parameters are left
unchanged from the Hotspot’s configuration file.
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6.5 Simulation results and analysis
6.5.1 Thermal-aware mapping for 2D NoC
We have compared our proposed thermal-aware mapping strategy with two
other mapping algorithms (Tree-Model-Based mapping and Worst case map-
ping). Tree-Model-Based mapping (TMB) uses the work presented by [148]
as its baseline which tries to map applications on regions while minimizing
the communication cost regardless of thermal criteria. On the other hand
the scenario where applications are mapped onto their regions while their
hot-spots are placed together (where DistHSN is minimized) in the center
is also examined. This is referred as worst-case scenario in the results.
To study the practical impact of our hotspot placement considered ap-
plication mapping on the system performance, a 6×6 mesh of processing
elements are considered where four applications with sizes of 7, 8, 10 and
11 tasks are considered. As baseline, applications are mapped onto the sys-
tem with heuristic proposed in [148] as well as our proposed algorithm. To
extract packet latency, a inhouse developed cycle-accurate message-passing
multi-core simulator is utilized.
Applications are mapped onto the platform using the aforesaid three
mapping algorithms. Several simulations are run for each mapping over dif-
ferent packet injection rates and the average packet latency of the network
is extracted. As can be seen in Fig. 6.19, all mapping algorithms cause
almost the same latency for small injection rates, while the network satura-
tion point varies over different mapping algorithms. Results show that in the
performed placement analysis, our presented algorithm trades off around 5%
reduction in saturation point (0.067 vs 0.065 Flit/Core/Clk) with balanced
temperature on the chip. Our performed placement analysis shows, that the
presented algorithm can keep a balance between temperature on the chip
and performance of the running applications.
Fig. 6.20 shows the thermal maps of the silicon die for worst case, Tree-
Model-Based (TMB) and thermal-aware mapping cases. Table 6.7 depicts
the amount of chip area in mm2 that is above a certain temperature for all
the 3 cases we discussed. Comparing the thermal-aware mapping with that
of the TMB mapping, it can be seen, that there has been a 31% reduction
in the area of the chip whose temperature is above 76◦C and around 80%
reduction in the area of the chip whose temperature is above 77◦C in the
case of TMB mapping. Compared to the worst case mapping, our proposed
thermal-aware mapping reduces the area of the chip which is above 76◦C
by 59% and the area of the chip which is above 77◦C by about 94%. The
proposed mapping technique explores a random set of all possible place-
ments to find an efficient solution during the two steps hotspot placement
and task mapping. This can be extended to exhaustive search and still re-
102
0.055 0.06 0.065 0.07
Average throughput
0
50
100
150
200
L
at
en
cy
B. Yang [140]
Proposed
Worst case
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Table 6.7: Table depicting the amount of chip area under a particular tem-
perature.
Temperature (◦C) Area (mm2) % Reduction in area
Worst TMB Thermal TMB thermal Worst thermal
> 76◦C 28.89 17.13 11.81 31.07 59.12
> 76.5◦C 25.20 11.02 6.64 39.71 73.64
> 77◦C 20.40 6.30 1.26 79.91 93.79
> 77.5◦C 14.55 1.92 0 100 100
main reasonable for the static mapping case, however, with the increase in
the number of cores and imposed dynamic workloads, a more sophisticated
heuristic is planned as future work.
6.6 Summary
In this chapter, We have presented an exploration of thermal-aware place-
ment approaches for both the 2D and 3D stacked systems. Various thermal
models have been developed in order to investigate the effect of uniform
power distribution, thermal-aware placement in 2D chip and 3D stacked
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Figure 6.20: Thermal maps of a) Worst case b) TMB mapping case and c)
Thermal-aware case
systems on the thermal performance of the system. The resulting metrics
thus obtained from our parametric study provides thermal guidance for cir-
cuit designers on optimizing the die layout from the thermal perspective for
various thermal parameters. Using the developed metrics, we proposed an
efficient thermal-aware application mapping for a 2D NoC. Steady-state sim-
ulations show that the proposed thermal-aware mapping algorithm reduces
the effective chip area reeling under high temperatures when compared to
the TMB and Worst case mapping.
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Chapter 7
Conclusions and Future
Work
7.1 Summary and Conclusions
Changing technology and evolving consumer demand is paving way for
smaller and faster electronic devices. With the continuous shrinking of man-
ufacturing technology as predicted by the technology roadmap, it has now
become possible to integrate hundreds and possibly thousands of processing
cores on a single silicon die. Today’s large systems will become one of the
final building blocks of a much larger system all interconnected with process-
ing elements, I/O devices and memories thereby increasing the complexity
manifold. All of this complexity translates into higher on-chip power density,
hotspots, higher operating temperatures, non-uniform thermal gradients and
reduced semiconductor and system reliability. The thermal resistance of the
chip increases if the heat cannot escape to the ambient at a fast enough
rate, thereby leading to higher junction temperatures and lowering the de-
vices mean time to failure (MTTF). That is, the devices would have high
thermal wear-outs and very short lifetimes. Other important factors which
affects system reliability are electro-migration (EM), oxide breakdown, neg-
ative bias temperature instability (NBTI), hot carrier injection and thermal
cycling.
The thermal issues are all the more exacerbated by the advent of stacked
three dimensional (3D) integrated systems, as both the power and tempera-
ture distribution become increasingly non-uniform compared to a 2D planar
chip. Also, the heat in the 3D stacked system flows both in the lateral and in
the vertical directions thereby contributing to the thermal gradients. Hence,
it is important to address the aggravated thermal issues using both design
time and run-time thermal-aware techniques, so that the system is not only
thermally controlled, but also thermally balanced. This thesis mainly ex-
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plored design time thermal efficient routing and mapping techniques.
On-chip thermal sensors are one of the most popular, accurate and cost-
effective ways to obtain run-time thermal information of the processors. Re-
cent processor trends indicate that, the use and number of on-chip thermal
sensors will continue to grow. The run-time thermal information provided
by the on-chip sensors can be used for various dynamic thermal management
(DTM) strategies. In this context, we presented a self-timed thermal moni-
toring strategy which is based on the liberal use of on-chip thermal sensors.
For this, we implemented a novel thermal sensing circuit, which converts
analog temperature information into digital form, for further processing.
We have proposed the use of leakage current based thermal sensing circuit
for monitoring purposes, as leakage currents are found to be sensitive to
temperature variations and increase with technology scaling. We have also
presented a novel thermal sensing and monitoring interconnection network
infrastructure which is based on self-timed signaling, and comprising of an
encoder/transmitter and decoder/receiver. The presented sensing architec-
ture has been made more resilient to various types of noises that may occur
in the system. This is done by performing power supply noise, additive noise
on sensor input signal and dynamic power supply voltage variation analysis
on the thermal sensing circuit. This shows that the circuit is robust enough
under different operating temperatures.
On-chip temperature has become such a complex issue, that it needs
to be addressed from the earliest design stages of the system. The early
design choices like the number and complexity of cores, types of materials
and packaging being used, dictate the temperature patterns of the system.
As a result, it has become mandatory for the system designers to study
thermal management issues from the early design stages. For that, accurate
thermal modeling and analysis at design time is essential. We started by
a) performing thermal analysis on interconnects and packaging. b) Later,
considering the emergence of 3D stacked systems, we built various thermal
models and performed thermal analysis on them. Based on the thermal
modeling and analysis study, it is observed that:
1. In order to understand and identify the challenges presented by the
increase in temperature that is contributed by various system compo-
nents like the global interconnects, it becomes necessary to perform
accurate thermal modeling and analysis at design time. We have anal-
ysed the spatial temperature distribution on a global interconnect link
in 65nm CMOS technology from ST microelectronics. It has been
found that the average temperature rise ∆T along the length of the
conductor is around 6.8◦C for a global interconnection link. The im-
pact of this temperature rise has been analysed for both the voltage
mode and current mode signaling.
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2. We developed a thermal model of a 3D multicore system in a flip-
chip package and investigated the affects of hotspots and placement
of silicon die layers on the thermal performance of the system. We
evaluated two different thermal models (depending on whether the
processing die or the memory die is placed near the substrate; Model-I
and Model-II respectively). We performed both the steady-state and
transient simulations of our system in a flip-chip package. It has been
found that in steady-state for the case where the memory layer dissi-
pates around 10% of the power consumed by the processing core, an
overall improvement of 0.6◦C/W is obtained in the thermal resistance
by effectively placing the silicon layers. For the same case, it has been
observed that the difference in the maximum temperature of mem-
ory and processing die layers is around 4◦C for model-I and 0.3◦C for
model-II. We have also quantified the improvement that is required in
the thermal resistance of the heat-sink for a 3D stacked system when
compared to a single-die system.
However, the complexity of thermal behaviour increases with 3D integra-
tion due to the increase in power density. In this work we have introduced
a thermally efficient routing strategy for 3D NoC-Bus architectures by hy-
bridizing a proposed congestion-aware routing algorithm with other avail-
able algorithms. That is, we have used a congestion-aware routing algorithm
called AdaptiveZ for vertical (inter-layer) communication. In AdaptiveZ the
first available bus pillar on the way for vertical communication is used.
We then hybridize the AdaptiveZ routing with other available algorithms
(namely, LastZ and XY) in order to arrive at our thermally-efficient routing
strategy. Our routing strategy helps in mitigating the on-chip temperatures
by herding most of the switching activity to the die which is closer to the
heat sink where most of the conduction to the ambient takes place. Our
simulations with a real world benchmark demonstrate that there has been
a decrease of 4◦C in the peak temperatures when compared to a typical
stacked mesh 3D NoC architecture.
In order to arrive at a thermally balanced system, it is pivotal that
not only a thermally-efficient routing strategy which is run-time aware be
used, but also the workload consisting of several applications be mapped
in a more thermally efficient way at design time. In this thesis we have
developed an efficient thermal-aware application mapping algorithm for 2D
planar NoC platforms. We performed an exploration of various thermal-
aware placement approaches for 2D and 3D stacked systems, by developing
several thermal models and extracting thermal metrics which were used
to investigate thermal-aware placement approaches. The algorithm follows
three main steps: 1) Application mapping or region selection: in which a
near convex area within the required number of nodes is dedicated to each
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application 2) Hot-Spot prone block placement: where the best possible
placement of hotspot prone blocks within the application regions is achieved
using the extracted metrics 3) Task mapping: where the hotspot prone tasks
and other tasks of each application are mapped onto the nodes within the
specified regions. Our extensive steady-state simulations demonstrate that
the proposed thermal-aware mapping algorithm reduces the effective chip
area reeling under high temperatures when compared to the Tree-Model-
Based (TMB) mapping and Worst case mapping.
7.2 Future Work
This thesis has explored the potential of achieving thermally efficient 2D
and 3D systems by proposing effective routing based and mapping based
algorithmic techniques. However, still further explorations are possible. Fu-
ture work of this thesis can be classified into research directions which have
both short term and long term implications.
Short Term Research Implications
Combining both the routing and mapping based techniques will result in
additional thermal safety for the system. In the short term the works that
were discussed in this thesis, mainly the thermal-aware routing and mapping
can be integrated together and then further extended with new algorithms
and new research directions. Firstly, the static 2D application mapping
can be extended to dynamic application mapping and later to 3D stacked
NoC’s. This can then be integrated with our novel and thermally efficient
inter-layer communication scheme for 3D NoC-Bus hybrid architectures in
order to arrive at a run-time thermal management scheme which provides
additional thermal safety for the system under consideration. The run-time
thermal management scheme can be integrated further with other low-level,
hardware based heat reduction techniques (like DVFS, clock gating, fetch
toggling, stop-and-go policies) which will yield a more thermally balanced
system that works optimally under varying workloads. Evaluating this com-
bined methodology for a large 3D NoC based system and exploring it further
on different network topologies would lead to interesting conclusions.
For 3D stacked NoC systems, further investigations are needed to find
novel network architectures, topologies and protocols which when combined
with future 3D integration technologies will result in thermally balanced
systems. Although, there are some concerns towards the yield and area
overhead, vis-a-vis the usage of thermal via’s in 3D stacked systems, their
usage needs to be further explored, as they are considered to be an effective
means to drive out heat from the chip to the ambient. Also, the usage of
other active thermal cooling mechanisms (like using liquid cooling) needs to
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be further explored as they do not sacrifice performance. But, using liquid
cooling trades off power for performance. Power is required for injecting
liquids through chip capillaries using tiny motors, which may be quite a lot
if they are not combined with other power and thermal optimizations.
Long Term Research Implications
Power consumption and heat dissipation of the current state-of-the-art mi-
croprocessors are becoming major limiting factors for their performance
evolution. As their use increases in the design of battery powered devices
and high performance computers, different power and thermal management
strategies have been proposed and implemented to overcome their perfor-
mance limitation. At the same time, software applications are becoming
more complex with every iteration and have a large impact on power and
thermal maps of the system. Until now, there has been less focus on study-
ing how software applications can be used for thermal management and
whether or not it is feasible to implement thermal-aware software applica-
tions. Apart from embedding Dynamic Thermal Management (DTM) cues
into software applications, designing novel thermal optimization strategies
for multiple abstraction layers and use cases needs to be further explored.
To address the temperature issues for heterogeneous architectures com-
prehensively, it is prudent to start with a framework for thermal estimation
and management, where balanced thermal profile can be achieved at differ-
ent levels of abstraction. It is known that more thermal benefits are to be
obtained at higher levels of abstraction. Hence, in this context, it is required
to create a framework for thermal estimation and management, where bal-
anced thermal profile can be achieved at different levels of abstraction (core,
server, data center level). At the same time the framework and techniques
should not be architecture-dependent and should be applicable to any target
architecture. The thermal framework should effectively address the follow-
ing themes:
1. Thermal profiling of software applications using compilation based
mechanism and middle-ware based mechanism.
2. Extracting an accurate thermal model after multiple data analysis runs
and integrating it for an application set running on a target architec-
ture with a higher-level abstraction model of temperature dissipated
at core, server or data center level.
3. Designing of thermal optimization strategies for multiple abstraction
layers (thermal-aware software applications by optimizing the source
code of applications and compiler options, efficient thermal-aware load
distribution, parallelization etc.).
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In addition, two different ways of building thermal management frame-
works can be further explored.
1. Exploration and implementation of dynamic compilation based frame-
work for controlling energy, performance and temperature, and
2. The middle-ware based framework which takes into account the high-
level thermal QoS requirements from the applications.
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Antonio González. Understanding the thermal implications of multi-
core architectures. Parallel and Distributed Systems, IEEE Transac-
tions on, 18(8):1055–1065, 2007.
[63] James Tschanz, Nam Sung Kim, Saurabh Dighe, Jason Howard, Gre-
gory Ruhl, S Vanga, Siva Narendra, Yatin Hoskote, Howard Wilson,
Carol Lam, et al. Adaptive frequency and biasing techniques for toler-
ance to dynamic temperature-voltage variations and aging. In Solid-
State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Pa-
pers. IEEE International, pages 292–604. IEEE, 2007.
[64] David Wolpert and Paul Ampadu. Adaptive delay correction for run-
time variation in dynamic voltage scaling systems. Journal of Circuits,
Systems, and Computers, 17(06):1111–1128, 2008.
[65] Sebastian Herbert and Diana Marculescu. Variability-aware frequency
scaling in multi-clock processors. In Adaptive Techniques for Dynamic
Processor Optimization, pages 207–227. Springer, 2008.
116
[66] Le Yan, Jiong Luo, and Niraj K Jha. Joint dynamic voltage scal-
ing and adaptive body biasing for heterogeneous distributed real-time
embedded systems. Computer-Aided Design of Integrated Circuits and
Systems, IEEE Transactions on, 24(7):1030–1041, 2005.
[67] Jayanth Srinivasan and Sarita V Adve. Predictive dynamic thermal
management for multimedia applications. In Proceedings of the 17th
annual international conference on Supercomputing, pages 109–120.
ACM, 2003.
[68] David Brooks and Margaret Martonosi. Dynamic thermal manage-
ment for high-performance microprocessors. In High-Performance
Computer Architecture, 2001. HPCA. The Seventh International Sym-
posium on, pages 171–182. IEEE, 2001.
[69] Ratnesh K Sharma, Cullen E Bash, Chandrakant D Patel, Richard J
Friedrich, and Jeffrey S Chase. Balance of power: Dynamic thermal
management for internet data centers. Internet Computing, IEEE,
9(1):42–49, 2005.
[70] Ayse Kivilcim Coskun, Tajana Simunic Rosing, and Keith Whisnant.
Temperature aware task scheduling in mpsocs. In Proceedings of the
conference on Design, automation and test in Europe, pages 1659–
1664. EDA Consortium, 2007.
[71] Jun Yang, Xiuyi Zhou, Marek Chrobak, Youtao Zhang, and Lingling
Jin. Dynamic thermal management through task scheduling. In Per-
formance Analysis of Systems and software, 2008. ISPASS 2008. IEEE
International Symposium on, pages 191–201. IEEE, 2008.
[72] Jeonghwan Choi, Chen-Yong Cher, Hubertus Franke, Henrdrik
Hamann, Alan Weger, and Pradip Bose. Thermal-aware task schedul-
ing at the system software level. In Proceedings of the 2007 interna-
tional symposium on Low power electronics and design, pages 213–218.
ACM, 2007.
[73] Li Shang, Li-Shiuan Peh, and Niraj K Jha. Dynamic voltage scal-
ing with links for power optimization of interconnection networks. In
High-Performance Computer Architecture, 2003. HPCA-9 2003. Pro-
ceedings. The Ninth International Symposium on, pages 91–102. IEEE,
2003.
[74] Yuan Xie and Wei-Lun Hung. Temperature-aware task allocation and
scheduling for embedded multiprocessor systems-on-chip (mpsoc) de-
sign. Journal of VLSI signal processing systems for signal, image and
video technology, 45(3):177–189, 2006.
117
[75] C.H. Chao, K.Y. Jheng, H.Y. Wang, J.C. Wu, and A.Y. Wu. Traffic-
and thermal-aware run-time thermal management scheme for 3d noc
systems. In Networks-on-Chip (NOCS), 2010 Fourth ACM/IEEE In-
ternational Symposium on, pages 223–230. IEEE, 2010.
[76] Duo Li, Sheldon X-D Tan, Eduardo H Pacheco, and Murli Tirumala.
Parameterized transient thermal behavioral modeling for chip mul-
tiprocessors. In Proceedings of the 2008 IEEE/ACM International
Conference on Computer-Aided Design, pages 611–617. IEEE Press,
2008.
[77] Michael Kadin and Sherief Reda. Frequency planning for multi-core
processors under thermal constraints. In Low Power Electronics and
Design (ISLPED), 2008 ACM/IEEE International Symposium on,
pages 213–216. IEEE, 2008.
[78] Yefu Wang, Kai Ma, and Xiaorui Wang. Temperature-constrained
power control for chip multiprocessors with online model estimation.
In ACM SIGARCH Computer Architecture News, volume 37, pages
314–324. ACM, 2009.
[79] Marius Marcu. Power–thermal profiling of software applications. Mi-
croelectronics Journal, 42(4):601–608, 2011.
[80] Amit Kumar, Li Shang, Li-Shiuan Peh, and Niraj K Jha. System-
level dynamic thermal management for high-performance micropro-
cessors. Computer-Aided Design of Integrated Circuits and Systems,
IEEE Transactions on, 27(1):96–108, 2008.
[81] Xiliang Zhong and Cheng-Zhong Xu. Energy-aware modeling and
scheduling of real-time tasks for dynamic voltage scaling. In Real-
Time Systems Symposium, 2005. RTSS 2005. 26th IEEE Interna-
tional, pages 10–pp. IEEE, 2005.
[82] Peng Yang, Chun Wong, Paul Marchal, Francky Catthoor, Dirk
Desmet, Diederik Verkest, and Rudy Lauwereins. Energy-aware run-
time scheduling for embedded-multiprocessor socs. IEEE Design &
Test of Computers, 18(5):46–58, 2001.
[83] Eren Kursun, Chen-Yong Cher, Alper Buyuktosunoglu, and Pradip
Bose. Investigating the effects of task scheduling on thermal behav-
ior. In Third Workshop on Temperature-Aware Computer Systems
(TACS’06), 2006.
[84] Inchoon Yeo, Chih Chun Liu, and Eun Jung Kim. Predictive dynamic
thermal management for multicore systems. In Proceedings of the 45th
annual Design Automation Conference, pages 734–739. ACM, 2008.
118
[85] Ayse Kivilcim Coskun, Tajana Simunic Rosing, and Kenny C Gross.
Utilizing predictors for efficient thermal management in multiproces-
sor socs. Computer-Aided Design of Integrated Circuits and Systems,
IEEE Transactions on, 28(10):1503–1516, 2009.
[86] Efraim Rotem, J Hermerding, A Cohen, and H Cain. Temperature
measurement in the intel R© coretm duo processor. 2006.
[87] Jieyi Long, Seda Ogrenci Memik, Gokhan Memik, and Rajarshi
Mukherjee. Thermal monitoring mechanisms for chip multiprocessors.
ACM Transactions on Architecture and Code Optimization (TACO),
5(2):9, 2008.
[88] Rajarshi Mukherjee and Seda Ogrenci Memik. Systematic tempera-
ture sensor allocation and placement for microprocessors. In Proceed-
ings of the 43rd annual Design Automation Conference, pages 542–547.
ACM, 2006.
[89] Francesco Zanini, David Atienza, Colin N Jones, and Giovanni
De Micheli. Temperature sensor placement in thermal management
systems for mpsocs. In Circuits and Systems (ISCAS), Proceedings
of 2010 IEEE International Symposium on, pages 1065–1068. IEEE,
2010.
[90] Ron Kalla, Balaram Sinharoy, William J Starke, and Michael Floyd.
Power7: Ibm’s next-generation server processor. Micro, IEEE,
30(2):7–15, 2010.
[91] M Sadri, Andrea Bartolini, and Luca Benini. Single-chip cloud com-
puter thermal model. In Thermal Investigations of ICs and Systems
(THERMINIC), 2011 17th International Workshop on, pages 1–6.
IEEE, 2011.
[92] Anton Bakker. Cmos smart temperature sensors-an overview. In Sen-
sors, 2002. Proceedings of IEEE, volume 2, pages 1423–1427. IEEE,
2002.
[93] Gerard CM Meijer, Guijie Wang, and Fabiano Fruett. Temperature
sensors and voltage references implemented in cmos technology. IEEE
Sensors Journal, Vol. 1, (3):225–234, 2001.
[94] Poki Chen, Chun-Chi Chen, Chin-Chung Tsai, and Wen-Fu Lu. A
time-to-digital-converter-based cmos smart temperature sensor. Solid-
State Circuits, IEEE Journal of, 40(8):1642–1648, 2005.
119
[95] Poki Chen, Mon-Chau Shie, Zhi-Yuan Zheng, Zi-Fan Zheng, and
Chun-Yan Chu. A fully digital time-domain smart temperature sensor
realized with 140 fpga logic elements. Circuits and Systems I: Regular
Papers, IEEE Transactions on, 54(12):2661–2668, 2007.
[96] Qikai Chen, Mesut Meterelliyoz, and Kaushik Roy. A cmos thermal
sensor and its applications in temperature adaptive design. In Proceed-
ings of the 7th International Symposium on Quality Electronic Design,
pages 243–248. IEEE Computer Society, 2006.
[97] Michiel AP Pertijs, Kofi AA Makinwa, and Johan H Huijsing. A cmos
smart temperature sensor with a 3σ inaccuracy of±0.1 c from-55 c to
125 c. Solid-State Circuits, IEEE Journal of, 40(12):2805–2815, 2005.
[98] Anton Bakker and Johan H Huijsing. Micropower cmos temperature
sensor with digital output. Solid-State Circuits, IEEE Journal of,
31(7):933–937, 1996.
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15nm: Applicability of bloch-grüneisen theorem. Physical Review B,
74(3):035426, 2006.
[129] Qiaojian Huang, Carmen M Lilley, Matthias Bode, and Ralu S Di-
van. Electrical properties of cu nanowires. In Nanotechnology, 2008.
NANO’08. 8th IEEE Conference on, pages 549–552. IEEE, 2008.
[130] Danqing Chen, Erhong Li, Elyse Rosenbaum, and Sung-Mo Kang.
Interconnect thermal modeling for accurate simulation of circuit tim-
ing and reliability. Computer-Aided Design of Integrated Circuits and
Systems, IEEE Transactions on, 19(2):197–205, 2000.
[131] Sven Rzepka, Kaustav Banerjee, Ekkehard Meusel, and Chenming
Hu. Characterization of self-heating in advanced vlsi interconnect
lines based on thermal finite element simulation. Components, Pack-
aging, and Manufacturing Technology, Part A, IEEE Transactions on,
21(3):406–411, 1998.
[132] Dinesh Pamunuwa and Hannu Tenhunen. Repeater insertion to min-
imise delay in coupled interconnects. In VLSI Design, 2001. Four-
teenth International Conference on, pages 513–517. IEEE, 2001.
123
[133] Sriram R Vangal, Jason Howard, Gregory Ruhl, Saurabh Dighe,
Howard Wilson, James Tschanz, David Finan, Arvind Singh, Tiju
Jacob, Shailendra Jain, et al. An 80-tile sub-100-w teraflops processor
in 65-nm cmos. Solid-State Circuits, IEEE Journal of, 43(1):29–41,
2008.
[134] Ankur Jain, Robert E Jones, Ritwik Chatterjee, and Scott Pozder. An-
alytical and numerical modeling of the thermal performance of three-
dimensional integrated circuits. Components and Packaging Technolo-
gies, IEEE Transactions on, 33(1):56–63, 2010.
[135] Sungjun Im and Kaustav Banerjee. Full chip thermal analysis of pla-
nar (2-d) and vertically integrated (3-d) high performance ics. In
Electron Devices Meeting, 2000. IEDM’00. Technical Digest. Interna-
tional, pages 727–730. IEEE, 2000.
[136] Changyun Zhu, Zhenyu Gu, Li Shang, Robert P Dick, and Russ
Joseph. Three-dimensional chip-multiprocessor run-time thermal
management. Computer-Aided Design of Integrated Circuits and Sys-
tems, IEEE Transactions on, 27(8):1479–1492, 2008.
[137] Luca P Carloni, Partha Pande, and Yuan Xie. Networks-on-chip
in emerging interconnect paradigms: Advantages and challenges. In
Proceedings of the 2009 3rd ACM/IEEE International Symposium on
Networks-on-Chip, pages 93–102. IEEE Computer Society, 2009.
[138] Jongman Kim, Chrysostomos Nicopoulos, Dongkook Park, Reetu-
parna Das, Yuan Xie, Vijaykrishnan Narayanan, Mazin S Yousif, and
Chita R Das. A novel dimensionally-decomposed router for on-chip
communication in 3 d architectures. ACM SIGARCH Computer Ar-
chitecture News, 35(2):138–149, 2007.
[139] Feihui Li, Chrysostomos Nicopoulos, Thomas Richardson, Yuan Xie,
Vijaykrishnan Narayanan, and Mahmut Kandemir. Design and man-
agement of 3d chip multiprocessors using network-in-memory. ACM
SIGARCH Computer Architecture News, 34(2):130–141, 2006.
[140] A.M. Rahmani, K. Latif, P. Liljeberg, J. Plosila, and H. Tenhunen. A
stacked mesh 3d noc architecture enabling congestion-aware and reli-
able inter-layer communication. In Parallel, Distributed and Network-
Based Processing (PDP), 2011 19th Euromicro International Confer-
ence on, pages 423–430. IEEE, 2011.
[141] A.M. Rahmani, P. Liljeberg, J. Plosila, and H. Tenhunen. Exploring
a low-cost and power-efficient hybridization technique for 3d noc-bus
124
hybrid architecture using lastz-based routing algorithms. Journal of
Low Power Electronics, 8(4):403–414, 2012.
[142] Khalid Latif, A Rahmani, Kameswar Rao Vaddina, Tiberiu Sece-
leanu, Pasi Liljeberg, and Hannu Tenhunen. Enhancing performance
of noc-based architectures using heuristic virtual-channel sharing ap-
proach. In Computer Software and Applications Conference (COMP-
SAC), 2011 IEEE 35th Annual, pages 442–447. IEEE, 2011.
[143] Khalid Latif, A-M Rahmani, Tiberiu Seceleanu, and Hannu Tenhunen.
Power-and performance-aware ip mapping for noc-based mpsoc plat-
forms. In Electronics, Circuits, and Systems (ICECS), 2010 17th IEEE
International Conference on, pages 758–761. IEEE, 2010.
[144] Embedded Microprocessor Benchmark Consortium et al. EEMBC
benchmark suite, 2009.
[145] A-M Rahmani, Pasi Liljeberg, Juha Plosila, and Hannu Tenhunen.
Bbvc-3d-noc: An efficient 3d noc architecture using bidirectional
bisynchronous vertical channels. In VLSI (ISVLSI), 2010 IEEE Com-
puter Society Annual Symposium on, pages 452–453. IEEE, 2010.
[146] Guilherme Guindani, Cezar Reinbrecht, Thiago Raupp, Ney Calazans,
and Fernando Gehm Moraes. Noc power estimation at the rtl abstrac-
tion level. In Symposium on VLSI, 2008. ISVLSI’08. IEEE Computer
Society Annual, pages 475–478. IEEE, 2008.
[147] COMSOL Multiphysics. Comsol. Inc., Burlington, MA, www. comsol.
com, 1994.
[148] B. Yang, L. Guang, T. Säntti, and J. Plosila. Mapping multiple appli-
cations with unbounded and bounded number of cores on many-core
networks-on-chip. Microprocessors and Microsystems, 2012.
[149] M. Fattah, M. Ramirez, M. Daneshtalab, P. Liljeberg, and J. Plosila.
Cona: Dynamic application mapping for congestion reduction in
many-core systems. In Computer Design (ICCD), 2012 IEEE 30th
International Conference on, pages 364–370. IEEE, 2012.
[150] F. Fazzino, M. Palesi, and D. Patti. Noxim: Network-on-chip simula-
tor. URL: http://sourceforge.net/projects/noxim [24.06. 2008], 2008.
125
 
Turku Centre for Computer Science 
TUCS Dissertations 
 
 
1. Marjo Lipponen, On Primitive Solutions of the Post Correspondence Problem 
2. Timo Käkölä, Dual Information Systems in Hyperknowledge Organizations 
3. Ville Leppänen, Studies on the Realization of PRAM 
4. Cunsheng Ding, Cryptographic Counter Generators 
5. Sami Viitanen, Some New Global Optimization Algorithms 
6. Tapio Salakoski, Representative Classification of Protein Structures 
7. Thomas Långbacka, An Interactive Environment Supporting the Development of 
Formally Correct Programs 
8. Thomas Finne, A Decision Support System for Improving Information Security 
9. Valeria Mihalache, Cooperation, Communication, Control. Investigations on 
Grammar Systems. 
10. Marina Waldén, Formal Reasoning About Distributed Algorithms 
11. Tero Laihonen, Estimates on the Covering Radius When the Dual Distance is 
Known 
12. Lucian Ilie, Decision Problems on Orders of Words 
13. Jukkapekka Hekanaho, An Evolutionary Approach to Concept Learning 
14. Jouni Järvinen, Knowledge Representation and Rough Sets 
15. Tomi Pasanen, In-Place Algorithms for Sorting Problems 
16. Mika Johnsson, Operational and Tactical Level Optimization in Printed Circuit 
Board Assembly 
17. Mats Aspnäs, Multiprocessor Architecture and Programming: The Hathi-2 System 
18. Anna Mikhajlova, Ensuring Correctness of Object and Component Systems 
19. Vesa Torvinen, Construction and Evaluation of the Labour Game Method 
20. Jorma Boberg, Cluster Analysis. A Mathematical Approach with Applications to 
Protein Structures 
21. Leonid Mikhajlov, Software Reuse Mechanisms and Techniques: Safety Versus 
Flexibility 
22. Timo Kaukoranta, Iterative and Hierarchical Methods for Codebook Generation in 
Vector Quantization 
23. Gábor Magyar, On Solution Approaches for Some Industrially Motivated 
Combinatorial Optimization Problems 
24. Linas Laibinis, Mechanised Formal Reasoning About Modular Programs 
25. Shuhua Liu, Improving Executive Support in Strategic Scanning with Software 
Agent Systems 
26. Jaakko Järvi, New Techniques in Generic Programming – C++ is more Intentional 
than Intended 
27. Jan-Christian Lehtinen, Reproducing Kernel Splines in the Analysis of Medical 
Data 
28. Martin Büchi, Safe Language Mechanisms for Modularization and Concurrency 
29. Elena Troubitsyna, Stepwise Development of Dependable Systems 
30. Janne Näppi, Computer-Assisted Diagnosis of Breast Calcifications 
31. Jianming Liang, Dynamic Chest Images Analysis 
32. Tiberiu Seceleanu, Systematic Design of Synchronous Digital Circuits 
33. Tero Aittokallio, Characterization and Modelling of the Cardiorespiratory System 
in Sleep-Disordered Breathing 
34. Ivan Porres, Modeling and Analyzing Software Behavior in UML 
35. Mauno Rönkkö, Stepwise Development of Hybrid Systems 
36. Jouni Smed, Production Planning in Printed Circuit Board Assembly 
37. Vesa Halava, The Post Correspondence Problem for Market Morphisms 
38. Ion Petre, Commutation Problems on Sets of Words and Formal Power Series 
39. Vladimir Kvassov, Information Technology and the Productivity of Managerial 
Work 
40. Frank Tétard, Managers, Fragmentation of Working Time, and Information 
Systems 
41. Jan Manuch, Defect Theorems and Infinite Words 
42. Kalle Ranto, Z4-Goethals Codes, Decoding and Designs 
43. Arto Lepistö, On Relations Between Local and Global Periodicity 
44. Mika Hirvensalo, Studies on Boolean Functions Related to Quantum Computing 
45. Pentti Virtanen, Measuring and Improving Component-Based Software 
Development 
46. Adekunle Okunoye, Knowledge Management and Global Diversity – A Framework 
to Support Organisations in Developing Countries 
47. Antonina Kloptchenko, Text Mining Based on the Prototype Matching Method 
48. Juha Kivijärvi, Optimization Methods for Clustering 
49. Rimvydas Rukšėnas, Formal Development of Concurrent Components 
50. Dirk Nowotka, Periodicity and Unbordered Factors of Words 
51. Attila Gyenesei, Discovering Frequent Fuzzy Patterns in Relations of Quantitative 
Attributes 
52. Petteri Kaitovaara, Packaging of IT Services – Conceptual and Empirical Studies 
53. Petri Rosendahl, Niho Type Cross-Correlation Functions and Related Equations 
54. Péter Majlender, A Normative Approach to Possibility Theory and Soft Decision 
Support 
55. Seppo Virtanen, A Framework for Rapid Design and Evaluation of Protocol 
Processors 
56. Tomas Eklund, The Self-Organizing Map in Financial Benchmarking 
57. Mikael Collan, Giga-Investments: Modelling the Valuation of Very Large Industrial 
Real Investments 
58. Dag Björklund, A Kernel Language for Unified Code Synthesis 
59. Shengnan Han, Understanding User Adoption of Mobile Technology: Focusing on 
Physicians in Finland 
60. Irina Georgescu, Rational Choice and Revealed Preference: A Fuzzy Approach 
61. Ping Yan, Limit Cycles for Generalized Liénard-Type and Lotka-Volterra Systems 
62. Joonas Lehtinen, Coding of Wavelet-Transformed Images 
63. Tommi Meskanen, On the NTRU Cryptosystem 
64. Saeed Salehi, Varieties of Tree Languages 
65. Jukka Arvo, Efficient Algorithms for Hardware-Accelerated Shadow Computation 
66. Mika Hirvikorpi, On the Tactical Level Production Planning in Flexible 
Manufacturing Systems 
67. Adrian Costea, Computational Intelligence Methods for Quantitative Data Mining 
68. Cristina Seceleanu, A Methodology for Constructing Correct Reactive Systems 
69. Luigia Petre, Modeling with Action Systems 
70. Lu Yan, Systematic Design of Ubiquitous Systems 
71. Mehran Gomari, On the Generalization Ability of Bayesian Neural Networks 
72. Ville Harkke, Knowledge Freedom for Medical Professionals – An Evaluation Study 
of a Mobile Information System for Physicians in Finland 
73. Marius Cosmin Codrea, Pattern Analysis of Chlorophyll Fluorescence Signals 
74. Aiying Rong, Cogeneration Planning Under the Deregulated Power Market and 
Emissions Trading Scheme 
75. Chihab BenMoussa, Supporting the Sales Force through Mobile Information and 
Communication Technologies: Focusing on the Pharmaceutical Sales Force 
76. Jussi Salmi, Improving Data Analysis in Proteomics 
77. Orieta Celiku, Mechanized Reasoning for Dually-Nondeterministic and 
Probabilistic Programs 
78. Kaj-Mikael Björk, Supply Chain Efficiency with Some Forest Industry 
Improvements 
79. Viorel Preoteasa, Program Variables – The Core of Mechanical Reasoning about 
Imperative Programs 
80. Jonne Poikonen, Absolute Value Extraction and Order Statistic Filtering for a 
Mixed-Mode Array Image Processor 
81. Luka Milovanov, Agile Software Development in an Academic Environment 
82. Francisco Augusto Alcaraz Garcia, Real Options, Default Risk and Soft 
Applications 
83. Kai K. Kimppa, Problems with the Justification of Intellectual Property Rights in 
Relation to Software and Other Digitally Distributable Media 
84. Dragoş Truşcan, Model Driven Development of Programmable Architectures 
85. Eugen Czeizler, The Inverse Neighborhood Problem and Applications of Welch 
Sets in Automata Theory 
86. Sanna Ranto, Identifying and Locating-Dominating Codes in Binary Hamming 
Spaces 
87. Tuomas Hakkarainen, On the Computation of the Class Numbers of Real Abelian 
Fields 
88. Elena Czeizler, Intricacies of Word Equations 
89. Marcus Alanen, A Metamodeling Framework for Software Engineering 
90. Filip Ginter, Towards Information Extraction in the Biomedical Domain: Methods 
and Resources 
91.  Jarkko Paavola, Signature Ensembles and Receiver Structures for Oversaturated 
Synchronous DS-CDMA Systems 
92. Arho Virkki, The Human Respiratory System: Modelling, Analysis and Control 
93. Olli Luoma, Efficient Methods for Storing and Querying XML Data with Relational 
Databases 
94. Dubravka Ilić, Formal Reasoning about Dependability in Model-Driven 
Development 
95. Kim Solin, Abstract Algebra of Program Refinement 
96. Tomi Westerlund, Time Aware Modelling and Analysis of Systems-on-Chip 
97. Kalle Saari, On the Frequency and Periodicity of Infinite Words 
98. Tomi Kärki, Similarity Relations on Words: Relational Codes and Periods 
99. Markus M. Mäkelä, Essays on Software Product Development: A Strategic 
Management Viewpoint 
100. Roope Vehkalahti, Class Field Theoretic Methods in the Design of Lattice Signal 
Constellations 
101. Anne-Maria Ernvall-Hytönen, On Short Exponential Sums Involving Fourier 
Coefficients of Holomorphic Cusp Forms 
102. Chang Li, Parallelism and Complexity in Gene Assembly 
103. Tapio Pahikkala, New Kernel Functions and Learning Methods for Text and Data 
Mining 
104. Denis Shestakov, Search Interfaces on the Web: Querying and Characterizing 
105. Sampo Pyysalo, A Dependency Parsing Approach to Biomedical Text Mining 
106. Anna Sell, Mobile Digital Calendars in Knowledge Work 
107. Dorina Marghescu, Evaluating Multidimensional Visualization Techniques in Data 
Mining Tasks 
108. Tero Säntti, A Co-Processor Approach for Efficient Java Execution in Embedded 
Systems 
109. Kari Salonen, Setup Optimization in High-Mix Surface Mount PCB Assembly 
110. Pontus Boström, Formal Design and Verification of Systems Using Domain-
Specific Languages 
111. Camilla J. Hollanti, Order-Theoretic Mehtods for Space-Time Coding: Symmetric 
and Asymmetric Designs 
112. Heidi Himmanen, On Transmission System Design for Wireless Broadcasting 
113. Sébastien Lafond, Simulation of Embedded Systems for Energy Consumption 
Estimation 
114. Evgeni Tsivtsivadze, Learning Preferences with Kernel-Based Methods 
115. Petri Salmela, On Commutation and Conjugacy of Rational Languages and the 
Fixed Point Method 
116. Siamak Taati, Conservation Laws in Cellular Automata 
117. Vladimir Rogojin, Gene Assembly in Stichotrichous Ciliates: Elementary 
Operations, Parallelism and Computation 
118. Alexey Dudkov, Chip and Signature Interleaving in DS CDMA Systems 
119. Janne Savela, Role of Selected Spectral Attributes in the Perception of Synthetic 
Vowels 
120. Kristian Nybom, Low-Density Parity-Check Codes for Wireless Datacast Networks 
121. Johanna Tuominen, Formal Power Analysis of Systems-on-Chip 
122. Teijo Lehtonen, On Fault Tolerance Methods for Networks-on-Chip 
123. Eeva Suvitie, On Inner Products Involving Holomorphic Cusp Forms and Maass 
Forms 
124. Linda Mannila, Teaching Mathematics and Programming – New Approaches with 
Empirical Evaluation 
125. Hanna Suominen, Machine Learning and Clinical Text: Supporting Health 
Information Flow 
126. Tuomo Saarni, Segmental Durations of Speech 
127. Johannes Eriksson, Tool-Supported Invariant-Based Programming 
128. Tero Jokela, Design and Analysis of Forward Error Control Coding and Signaling 
for Guaranteeing QoS in Wireless Broadcast Systems 
129. Ville Lukkarila, On Undecidable Dynamical Properties of Reversible One-
Dimensional Cellular Automata 
130. Qaisar Ahmad Malik, Combining Model-Based Testing and Stepwise Formal 
Development 
131. Mikko-Jussi Laakso, Promoting Programming Learning: Engagement, Automatic 
Assessment with Immediate Feedback in Visualizations 
132. Riikka Vuokko, A Practice Perspective on Organizational Implementation of 
Information Technology 
133. Jeanette Heidenberg, Towards Increased Productivity and Quality in Software 
Development Using Agile, Lean and Collaborative Approaches 
134. Yong Liu, Solving the Puzzle of Mobile Learning Adoption 
135. Stina Ojala, Towards an Integrative Information Society: Studies on Individuality 
in Speech and Sign 
136. Matteo Brunelli, Some Advances in Mathematical Models for Preference Relations 
137. Ville Junnila, On Identifying and Locating-Dominating Codes 
138. Andrzej Mizera, Methods for Construction and Analysis of Computational Models 
in Systems Biology. Applications to the Modelling of the Heat Shock Response and 
the Self-Assembly of Intermediate Filaments. 
139. Csaba Ráduly-Baka, Algorithmic Solutions for Combinatorial Problems in 
Resource Management of Manufacturing Environments 
140. Jari Kyngäs, Solving Challenging Real-World Scheduling Problems 
141. Arho Suominen, Notes on Emerging Technologies 
142. József Mezei, A Quantitative View on Fuzzy Numbers 
143. Marta Olszewska, On the Impact of Rigorous Approaches on the Quality of 
Development 
144. Antti Airola, Kernel-Based Ranking: Methods for Learning and Performace 
Estimation 
145. Aleksi Saarela, Word Equations and Related Topics: Independence, Decidability 
and Characterizations 
146. Lasse Bergroth, Kahden merkkijonon pisimmän yhteisen alijonon ongelma ja sen 
ratkaiseminen 
147. Thomas Canhao Xu, Hardware/Software Co-Design for Multicore Architectures 
148. Tuomas Mäkilä, Software Development Process Modeling – Developers 
Perspective to Contemporary Modeling Techniques 
149. Shahrokh Nikou, Opening the Black-Box of IT Artifacts: Looking into Mobile 
Service Characteristics and Individual Perception 
150. Alessandro Buoni, Fraud Detection in the Banking Sector: A Multi-Agent 
Approach 
151. Mats Neovius, Trustworthy Context Dependency in Ubiquitous Systems 
152. Fredrik Degerlund, Scheduling of Guarded Command Based Models 
153. Amir-Mohammad Rahmani-Sane, Exploration and Design of Power-Efficient 
Networked Many-Core Systems 
154. Ville Rantala, On Dynamic Monitoring Methods for Networks-on-Chip 
155. Mikko Pelto, On Identifying and Locating-Dominating Codes in the Infinite King 
Grid 
156. Anton Tarasyuk, Formal Development and Quantitative Verification of 
Dependable Systems 
157. Muhammad Mohsin Saleemi, Towards Combining Interactive Mobile TV and 
Smart Spaces: Architectures, Tools and Application Development 
158. Tommi J. M. Lehtinen, Numbers and Languages 
159. Peter Sarlin, Mapping Financial Stability 
160. Alexander Wei Yin, On Energy Efficient Computing Platforms 
161. Mikołaj Olszewski, Scaling Up Stepwise Feature Introduction to Construction of 
Large Software Systems 
162. Maryam Kamali, Reusable Formal Architectures for Networked Systems 
163. Zhiyuan Yao, Visual Customer Segmentation and Behavior Analysis – A SOM-
Based Approach 
164. Timo Jolivet, Combinatorics of Pisot Substitutions 
165. Rajeev Kumar Kanth, Analysis and Life Cycle Assessment of Printed Antennas for 
Sustainable Wireless Systems  
166. Khalid Latif, Design Space Exploration for MPSoC Architectures 
167. Bo Yang, Towards Optimal Application Mapping for Energy-Efficient Many-Core 
Platforms 
168. Ali Hanzala Khan, Consistency of UML Based Designs Using Ontology Reasoners 
169. Sonja Leskinen, m-Equine: IS Support for the Horse Industry 
170. Fareed Ahmed Jokhio, Video Transcoding in a Distributed Cloud Computing 
Environment 
171. Moazzam Fareed Niazi, A Model-Based Development and Verification Framework 
for Distributed System-on-Chip Architecture 
172. Mari Huova, Combinatorics on Words: New Aspects on Avoidability, Defect Effect, 
Equations and Palindromes 
173. Ville Timonen, Scalable Algorithms for Height Field Illumination 
174. Henri Korvela, Virtual Communities – A Virtual Treasure Trove for End-User 
Developers 
175. Kameswar Rao Waddina, Thermal-Aware Networked Many-Core Systems 
 
Joukahaisenkatu 3-5 B, 20520 Turku, Finland | www. tucs.fi
Turku
Centre for
Computer
Science
University of Turku
Faculty of Mathematics and Natural Sciences
      • Department of Information Technology
      • Department of Mathematics and Statistics
Turku School of Economics
      • Institute of Information Systems Science
Åbo Akademi University
Division for Natural Sciences and Technology
      • Department of Information Technologies
ISBN 978-952-12-3063-9
ISSN 1239-1883
K
am
esw
ar R
ao Vaddina
K
am
esw
ar R
ao Vaddina
Therm
al-Aw
are N
etw
orked M
any-C
ore System
s
Therm
al-Aw
are N
etw
orked M
any-C
ore System
s
